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Chapter 1
Introduction
In the past century, advances in telecommunication technology have been rapidly
changing everyone’s habit worldwide. New transmission technologies and devices
made information and communication services available to almost everyone at most
places of daily life. Although this development lasts for a long time now, the tra-
ditional communication services changed dramatically over the past two decades.
Characteristic statistics collected by the International Telecommunication Union (ITU)
for this period are visualized in Figure 1.1 [84]. In the early 1990s, fixed subscrip-
tions (telephone, fax) have been clearly dominating worldwide. At that time, mobile
voice and data subscriptions as well as internet subscriptions were almost unavailable.
Meanwhile, the advances in the domains of communication theory, algorithms and
integrated circuits made broadband fixed and mobile communication devices broadly
available and affordable for a majority of people. Thus, the number of standard mo-
bile subscriptions increased far beyond the number of traditional fixed subscriptions.
This increase and domination today is likely caused by the availability of mobile com-
munication services also in regions and countries where a high coverage by fixed
subscriptions is uneconomic. Since 2006, the worldwide number of fixed subscrip-
tions is even decreasing. Similarly to this change from dominating fixed subscriptions
to dominating mobile subscriptions, the number of broadband mobile subscriptions
overrun both standard (< 256 kbit/s according to [86]) and broadband internet sub-
scriptions in the year 2008 with a still increasing tendency. While standard internet
subscriptions remain at an almost constant level, the increase of internet users can
only be correlated with the growth in the domain of broadband mobile communi-
cation services. Consolidating all these trends, the importance of mobile voice and
broadband data communications in daily life is evident and will likely continue to
increase in the near future.
The development towards the ubiquitous availability of mobile communications
shown in Figure 1.1 became possible by major advances in the areas of wireless commu-
nications technology and integrated circuit design. The impressive progress in these fields
enabled a continuous growth of the mobile communication market. These trends and
the resulting challenges for research in the domain of wireless communications are
discussed in the following sections.
1.1 Wireless Communications Technology Trends
Figure 1.1 visualizes the number of subscriptions and users without specifying ap-
plications, communications systems, standards and data rates. However, particularly
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Figure 1.1: International Telecommunication Union (ITU) statistics on world-wide
subscriptions for fixed and mobile communications [84].
the progress of open standards and data rates has been a key aspect enabling ubiq-
uitous applications. Starting with the invention of the telegraph, these applications
have been textual telegrams used only by an exclusive group of professionals. In the
past decades, the fields of application spread to various kinds of high quality multi-
media content. The access to these modern communication technologies is nowadays
widespread as the communication devices evolved from expensive stationary elec-
tromechanical keying systems to affordable mobile electronic devices.
As visualized in the upper part of Figure 1.2, the progress of global communica-
tion services has been initiated with the standardization of the International Morse
Code at the International Telegraph Conference in 1865 [87] and the first successful
laying of a transatlantic telephone cable one year later. A few decades later, radio
communications became feasible and in 1906 the International Morse Code has been
standardized for this new medium [81]. Although the bandwidth used for these very
early systems was low (and dependent on the speed a human operator can handle
the Morse key), international spectrum allocation tables have been defined already
in 1927 [82]. After a phase dominated by analog communication systems for appli-
cations with increasing bandwidth demands such as stereo FM radio and television
broadcasts, progress in semiconductor technology in the 1960s started a continuous
development of a countless number of communication standards and devices.
1.1. Wireless Communications Technology Trends 3
1880 1900 1920 1940 1960 1980 2000
100
102
104
106
108
1010
1012
International
Morse Code
(wireline telegraph)
International
Morse Code
(radio telegraph)
year
d
at
a
ra
te
(b
it
/
s)
1975 1980 1985 1990 1995 2000 2005 2010 2015
100
102
104
106
108
1010
1012
2.96Mibit/s
Ethernet
10Mibit/s
Ethernet
100Mibit/s
Ethernet
1Gibit/s
Ethernet
10Gibit/s
Ethernet
100Gibit/s
Ethernet
Hayes
modem
9600 bit/s
modem
28.8Kibit/s
modem
56Kibit/s
modem
ADSL
802.11b
802.11g
VDSL2
802.11n, 2×2
802.11n, 4×4
wide-area
paging
first alpha-
numeric pager
GSM
GPRS
Ricochet
radio modem
EDGE
UMTS
HSPA R5
HSPA R7
HSPA R9
LTE
LTE, 2×2
LTE, 4×4
LTE Adv.
year
d
at
a
ra
te
(b
it
/
s)
wireline nomadic mobile wireless
trend, 10×7.74 years trend,
10×
4.67 years trend,
10×
4.67 years
Figure 1.2: Trends of communication data rates for selected standards based on [31]
and extended by [25, 39, 42, 44–47,49, 74, 77, 78, 139, 141].
4 Chapter 1. Introduction
A selected set of these standards1—mainly those attracting public interest in the
past decade—is shown in Figure 1.2, which is based on data from [31] and extended
by recently approved standards, such as 10Gibit/s and 100Gibit/s Ethernet [74, 78],
VDSL2 [39], advanced multiple-input multiple-output (MIMO) WLAN (IEEE 802.11n)
receiver chips [25, 139] as well as GPRS [42], EDGE [44], HSPA [47, 49] and LTE and
LTE-Advanced [45, 46]. Three categories for such communication standards are de-
fined in [31]:
wireline The devices are tied to a specific location with professional connectivity
such as computers in offices, companies and universities.
nomadic The devices are typically located in a domestic environment, usually with
no or a very limited mobility.
wireless The devices typically allow full mobility such as cellular telephony.
For the past few decades, all three groups seem to follow an exponential law called
Edholm’s Law [31]—although it is quite unlikely that the growth will continue the
same way up to some crossing of wireline and wireless data rates as an extrapolation
of the trend curves could suggest. The impressive increase in data rates in all three
categories has been achieved by both an improved spectral efficiency (more bit/s for a
given bandwidth) and an increased bandwidth use. These improvements would not
have been realizable without a major progress in many different research domains,
such as
• communication algorithms on the physical layer (PHY) compensating the many
sources of transmission errors and distortions, e.g. by advanced forward error
correction (FEC) codes,
• digital circuit design and complementary metal-oxide-semiconductor (CMOS)
technology keeping silicon area and energy dissipation at a reasonable level,
• analog circuit design e.g. for highly linear mixers, power amplifiers (PAs) and
low noise amplifiers (LNAs) which are suitable for applications with high band-
widths and modern modulation schemes,
• media access control (MAC) technologies, backbone network technologies and
many more.
The trend of increasing data rates will certainly continue in the future, enabling for
instance on-demand high definition and three dimensional television, location based
information services and much more. One approach aiming at a throughput increase
by utilizing multi-antenna transmission recently became popular in academia and
1ADSL: asymmetric digital subscriber line [85]; VDSL2: very high-bit-rate digital subscriber line - ver-
sion 2 [39]; WLAN: wireless local area network, typically referring to the Institute of Electrical and
Electronics Engineers (IEEE) 802.11 standards family [77]; GSM: global system for mobile communica-
tions [43]; GPRS: general packet radio service [42]; EDGE: enhanced data rates for GSM evolution [44];
UMTS: universal mobile telecommunications system [48]; HSPA: high speed packet access [47, 49];
3GPP: 3rd generation partnership project; LTE: 3GPP long term evolution [45, 46].
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industry. Such multiple-input multiple-output (MIMO) spatial multiplexing trans-
mission schemes utilize the signal propagation paths provided by multiple transmit
and receive antennas to increase the throughput by a factor equal to the number of
transmit antennas (in reasonable scenarios) without increasing the utilized bandwidth
or transmit power. Such MIMO transmission schemes are already part of very recent
WLAN, HS(D/U)PA and LTE standard releases [46, 47, 49, 77]. Transmission modes
of these standards with two antennas (2× 2) up to four antennas (4× 4) populate the
uppermost points in the wireless and nomadic categories in Figure 1.2.
However, the definition of transmission schemes with increased data rates is not
sufficient to establish such leading edge broadband wireless networks. Efficient mo-
bile devices and base stations enabling a high quality of service (QoS) are a key for
acceptance of such new technologies. These efficiency and quality considerations are
a particular challenge for MIMO transmission since a significantly increased compu-
tational effort is required at the receiver side to properly separate the data streams
sent via the different antennas. The receiver unit responsible for this part is typically
referred to as demapper. One promising class of demapping algorithms is called Sphere
Decoding and subject of this work. The required mathematical basics on lattice search
have been published in 1985 [53] and became popular for MIMO demapping in the
past years. Today, a wide range of algorithmic concepts enables various degrees of
error rate reductions or reception at the same error rate under worse conditions. Al-
though these basics are already known for some time, the implementation of efficient
receiver hardware architectures is still a matter of intensive research.
Reasons for this ongoing challenge are a significantly increased computational
complexity required for MIMO detection in general and the trade-offs between the
computational complexity and the achieved error rates. One very prominent algorith-
mic approach for error rate reduction is the generation of bit-wise reliability informa-
tion (soft bits) instead of just hard bits with the values “0” and “1” at the demapper
and its processing in the error-correcting decoder. Furthermore, advanced receiver al-
gorithms allow to feed the improved bit stream computed by the decoder back to the
demapper in order to gain improved demapping results in the second or even fur-
ther demapper/decoder iterations [70, 154]. This approach of iterative demapping/
decoding allows to reduce the resulting bit error rates significantly.
Although these iterative demapping/decoding concepts are established in litera-
ture for both single and multi-antenna receivers, the challenge to design integrated
circuits as dedicated demapping architectures or full system architectures for iterative
MIMO demapping/decoding started to be tackled just recently.
1.2 Integrated Circuit Trends for Wireless Transceivers
The progress on integrated circuit design has been contributing significantly to the
trend of faster and more complex wireless communication systems during the past
decades. For CMOS technologies, the number of affordable transistors and thus log-
ical functions per chip has been growing almost as exponentially as postulated by
6 Chapter 1. Introduction
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Figure 1.3: Trends of mobile devices power dissipation and targets for logic and
memory according to the ITRS 2010 update [83].
Gordon Moore in 1965 [129]. On the base of this technology scaling this trend not
only enables the designers to integrate more and more transistors with an affordable
silicon area but also allows to speed up the circuits and to reduce the energy consump-
tion per logical operation [20]. Therefore, both architectural efficiency aspects, namely
area efficiency and energy efficiency steadily improve by technology scaling. Thus, mo-
bile devices with an unchanged functionality and performance become cheaper and
require less frequent battery recharges. Today however, further down-scaling to even
smaller technologies starts facing serious challenges such as imperfections, variances
and physical limits of lithography and thus decreasing gains in clock frequency or
energy efficiency [28]. Particularly, the energy efficiency gains will diminish because
of a reduced supply-voltage scaling and increasing leakage currents while energy
efficiency constraints do not leave much reserve [72, 133, 177].
Figure 1.3 shows the trends for the logic and memory power dissipation of fu-
ture mobile battery-powered devices as predicted by the International Technology
Roadmap for Semiconductors (ITRS) [83]. According to this prediction, the contribu-
tions of leakage (static power) will already make up a major share of the overall power
dissipation in the coming years. However, the target power2 for the digital compo-
2Although batteries are much better characterized by the stored energy, both ITRS [83] and van
Berkel [186] use a power constraint/target for mobile devices. The smartphone power measurements
in [98] correspond to roughly 3.2 h runtime for a continuous transmission in the measured UMTS
mode (1.4W) assuming a smartphone battery with 3.7V and 1200mAh.
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nents is predicted to be constant at 0.5W. Overall power measurements for a Mo-
torola smartphone have been obtained in [98] by an analysis of various per-standard
operational modes (off, standby, download, upload). According to this publication
and measurement setup, EDGE (1.2W), UMTS (1.4W) and WLAN (1.2W) downloads
contribute even more to the overall power than the display (0.3W to 0.7W). Thus,
many smartphones need to be recharged about every two days or less for typical use-
case scenarios. A prediction for an overall power limit of smartphones is given in [186]
by 3W, including both analog and digital components as well as further components
such as the display. For the digital part, [186] expects a limit of approximately 1W.
Although the predictions in [186] and [83] vary, these power targets and limits are
based on the expectation that the battery capacity will stay almost constant over the
next years as well as on thermal aspects, too. Therefore, the predicted increasing gap
between power consumption and targeted power makes energy efficiency one of the
major design targets of future wireless receivers.
With the advances of technology scaling hardware implementations of more com-
plex receiver algorithms and standards become feasible at affordable costs. These
advanced algorithms can be utilized in order to improve the communication perfor-
mance provided to the user. Two main aspects of the communication performance are
generally experienced by the user: Throughput and—more implicitly—error rates.3
In scenarios such as voice communications, error rates are experienced quite intu-
itively by the quality of service. In data transmission scenarios, both throughput and
error rates can be combined to a single user experience of the achievable error-free
throughput called goodput. The nominal throughput can be increased by improved
communication standards, for instance by a higher bandwidth, a higher modulation
order or the use of MIMO technology. The goodput is significantly influenced by the
receiver implementation. Analog frontends and digital baseband implementations
determine which goodput is achievable under which channel conditions. Sophisti-
cated receiver algorithms may trade-off area and energy efficiency against error rates
or achievable data rates. All this calls for digital components supporting the scaled
throughput as well as analog components with the required accuracy and range. Par-
ticularly the recently standardized MIMO modes of WLAN, HSPA and 3GPP-LTE
lead to a serious challenge in designing efficient MIMO demapping circuits.
This increase of silicon device complexity for the sake of improved communica-
tion performance or new algorithms and standards causes serious issues. The time-
to-market of a hardware implementation increases while the time-in-market and the
constraints for the time-to-market remain quite short. Thus, frequent and expensive
redesign cycles are less affordable. Extending silicon devices with the flexibility to run
multiple algorithms or standards can improve the design re-usability and hence both
the time-to-market and the time-in-market. However, flexibility generally comes at
significant costs of extra silicon area (for a constant throughput) when considering a
single application or communication standard. Furthermore, the energy efficiency is
3 Latency is omitted at this point since latencies on the physical layer are mostly not exposed to the
user but are defined as hard constraints by the standard. Nevertheless, in physical-layer circuit im-
plementations, latencies do play an important role.
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generally reduced. In case the energy constraints are met and flexibility is only grad-
ually added along with the progress of technology scaling, this penalty can be consid-
ered acceptable. This approach follows the idea of software defined radio (SDR) [127]
which envisions as ultimate multi-mode multi-standard SDRs complete software im-
plementations covering the full digital baseband and all upper layers. Aside from
multi-standard support, this has the further advantages of enabling post-production
bug fixes and modifications. However, diminishing energy-efficiency gains in technol-
ogy scaling might lead to a higher weight for the efficiency penalty than for the area
savings in design decision. Furthermore, the flexibility increase significantly compli-
cates verification. Therefore, the trade-offs between flexibility and efficiency need to
be carefully considered in wireless receiver design.
1.3 Challenges for Broadband Wireless Receiver
Architectures
In the previous section, technology scaling is introduced as one enabling component
for smaller, faster, more energy-efficient and more flexible wireless receivers. How-
ever, the diminishing gains of technology scaling for the energy efficiency [72, 177]
impose a serious challenge on future wireless receiver implementations, particularly
in conjunction with the predictions of exponential data rate growth (see Figure 1.2).
Under the assumption of constant energy costs per received and decoded bit, the
power dissipation increases proportionally to the exponentially increasing data rates.
However, this effect cannot be compensated without a continuously increasing energy
efficiency. This problem is a major cause for the divergence of battery constrained re-
quirements and the predicted power dissipation as shown in Figure 1.3.
Furthermore, efficiency, flexibility and communication performance are tightly
coupled. Thus, one property cannot be improved without affecting the others. There-
fore, these trade-offs need to be analyzed and considered carefully at all design
stages of a wireless communication system from standardization down to the physical
transceiver implementation. For these reasons, developers of future wireless receiver
algorithms and integrated circuits have to increase the architectural efficiencies in or-
der
• to cope with almost constant power/limited energy resources and an exponen-
tial data rate increase,
• to be able to add flexibility at affordable costs, and/or
• to be able to add algorithmic improvements at affordable costs, e.g. for error rate
reductions.
The goal to improve efficiencies, communication performance and flexibility is
particularly challenging for MIMO demapping. Although MIMO technology directly
targets the improvement of communication performance by addressing the urgent
demands for increasing data rates and better spectral efficiencies, MIMO demapping
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comes at the costs of seriously increased computational complexity. Therefore, sig-
nificant contributions to area requirements and energy consumption can be observed
for already existing non-iterative MIMO demapper implementations and can be ex-
pected from MIMO demappers supporting iterative demapping/decoding. Hence,
the design of efficient and flexible hardware architectures for MIMO receivers and
particularly for iterative demapping and decoding spans a large design space and
bears huge challenges.
In order to illuminate further parts of this design space only partially explored so
far, this work contributes the first depth-first sphere-decoding demapper architecture
for iterative MIMO reception. Although the availability of such hardware compo-
nents is already a major advance, the in-depth analysis and evaluation of existing
non-iterative and the arising iterative architectures is a further challenge. Therefore,
an approach is proposed for the investigation of trade-offs between efficiency, flexibil-
ity and communication performance including quantitative comparisons of iterative
MIMO receiver architectures in order to support the identification of components for
economic future battery-driven mobile receivers.
1.4 Outline
The objective of this work is the analysis of the trade-offs between the algorithmic per-
formance, the architectural efficiency and the affordable flexibility for arising iterative
MIMO demapping and decoding architectures. The metrics required for such quanti-
tative trade-off discussions are introduced in Chapter 2 jointly with general structures
and tasks of digital baseband receivers for wireless communications. Based on these
metrics, a survey on state-of-the-art digital baseband receiver chips for popular stan-
dards (for instance GSM/GPRS/EDGE, UMTS/HSPA, 3GPP LTE or WLAN) exhibits
interesting efficiency differences among receiver implementations of different com-
munication standards and between flexible and non-flexible architectures.
The algorithmic basics for the spatially multiplexed MIMO reception are intro-
duced in Chapter 3 with a special focus on soft-input soft-output (SISO) sphere-de-
coding demapper algorithms. In order to analyze the error-rate performances and the
efficiencies of algorithms and very-large-scale integration (VLSI) architectures, a sim-
ulation testbed for simulation, co-simulation and VLSI-architecture emulation based
on field-programmable gate arrays (FPGAs) is realized as elaborated in Chapter 4.
The SISO depth-first sphere-decoding VLSI architecture named Cae2sar, a major
contribution of this work, is presented in Chapter 5. This architecture proves the
feasibility of future sphere-decoder based iterative MIMO demapping/decoding re-
ceiver implementations and allows a first identification of the implementation costs
of a SISO sphere decoder. Furthermore, the trade-offs between flexibility and archi-
tectural efficiencies are investigated for programmable sphere-decoding architectures
in Chapter 6. For this purpose, a dedicated sphere-decoding application-specific in-
struction-set processor (ASIP) is designed as part of this work. The resulting survey
provides a quantitative overview for the design space spanned by sphere-decoding
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applications realized as application-specific integrated circuits (ASICs) or running as
bitstreams or software on FPGAs, ASIPs, digital signal processors (DSPs) or reduced
instruction-set computers (RISCs).
To this point, the architectures introduced in Chapter 5 and 6 are compared against
reference literature by single points of operation obtained from normalizations or
best/worst-case assumptions. However, such comparisons are generally limited to
architectural criteria and do not fully consider important properties and constraints
of wireless receivers such as error rates or achieved spectral efficiencies. Therefore,
Chapter 7 focuses on an approach solving this issue. First, the comparability prob-
lem is tackled by identical algorithmic and architectural conditions. This leads to
a new extensive analysis approach that allows fair comparisons of iterative MIMO
demapping/decoding architectures considering both algorithmic and architectural
trade-offs. Second, this approach is exemplarily applied to the architectures intro-
duced in Chapter 5 and 6. Furthermore, an extensive comparison with the SISO
MIMO demapper competitor, the MMSE-PIC architecture published in [168], is in-
cluded. Overall, estimations on the architectural and algorithmic efficiencies of future
iterative MIMO demapper/decoder architectures are derived. The achievements of
this work and important remaining challenges for the realization of efficient iterative
MIMO receivers are summarized in Chapter 8.
Chapter 2
Digital Integrated Circuits for Wireless
Baseband Processing
The terms efficiency, flexibility and communication performance have been introduced as
relevant receiver properties in Section 1.2. Each of these general terms refers to more
than a single metric or a single perspective. In order to define these terms and to apply
them to the context of digital baseband processing for wireless receivers,1 receiver
specific metrics need to be introduced on the one hand for the algorithm perspective
and on the other hand for the integrated circuit (IC) perspective. Analog components
such as antennas, mixers and amplifiers or higher layers such as the MAC layer are
equally important for the overall system perspective, but broad research topics on
their own. Since this work focuses on the digital baseband and the physical layer
of wireless MIMO receivers, in-depth analyses of analog and higher layers will be
omitted.
The single-antenna baseband model utilized in this chapter for the introduction
of basic receiver metrics is depicted in Figure 2.1. It follows the bit-interleaved coded
modulation (BICM) principle [27]. In the transmitter, a word of nb ∈ N information
bits b ∈ Fnb2 is processed by the encoder which generates a word of nc ∈ N error pro-
tected coded bits bc ∈ Fnc2 with the coding rate r = nbnc < 1. Lower coding rates provide
a stronger error protection at the cost of lower data rates. In order to achieve a higher
robustness against burst errors, the correlation between neighboring bits in the stream
bc is broken by the interleaver pi. The resulting bit stream bc,pi is then mapped to a se-
quence of complex symbols x ∈ O by mapping Q bits to one of the M = 2Q symbols
of the modulation alphabet O, e.g. with an M-ary quadrature amplitude modula-
tion (M-QAM) or an M-ary phase shift keying (M-PSK). The symbol sequence xl,
l = 1, . . . ,N is sent over a channel with the channel coefficients hl ∈ C. These chan-
nel coefficients represent all attenuation and amplification effects, including the radio
transmission and analog components such as the transmit power amplifier and the
receive amplifier. The noise is modeled as white circular Gaussian noise nl ∈ C with
variance N0, providing the sequence yl = xl · hl + nl at the receiver side.
In order to focus on the demapping/decoding receiver components and for the
sake of clarity, this coherent baseband receiver model omits the upsampling and mod-
ulation of the complex symbols xl to a radio carrier frequency at the transmitter side
and the transformation back to the baseband at the receiver side. Thus, error sources
1As this chapter deals with basic metrics for wireless receivers, the single antenna case will be consid-
ered. Particularities for MIMO transmission/detection will be introduced in Chapter 3.
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Figure 2.1: Coherent single antenna BICM baseband model for transmitter, receiver
and channel. b: transmitted information bit sequence; bc: coded and
bit sequence; bc,pi: coded and interleaved bit sequence; pi: interleaver;
pi
−1: deinterleaver; xl : transmit symbol; hl : flat fading channel coefficient;
hˆl : estimated channel coefficient; nl : additive noise; yl : received symbol;
LA: stream of a priori LLRs at the demapper; LP: stream of a posteriori
LLRs at the demapper; LE: stream of extrinsic LLRs generated by the
demapper; bˆ: estimated received information bit sequence.
such as carrier frequency mismatches, sampling frequency mismatches are neglected
here. These effects are typically compensated by synchronization units.
Furthermore, the use of a single complex coefficient corresponds to a flat fading
scenario. In frequency-selective channels, the channel can be split in the frequency do-
main into parallel flat channels by orthogonal frequency-division multiplex (OFDM)
techniques. This leads to a transmission model as given above with an additional
subcarrier index k, i.e. with yl,k = xl,k · hl,k + nl,k.
On the receiver side, the baseband processing first computes an estimate hˆl for
the channel coefficient hl, typically based on known pilot symbols inserted into the
data stream. This information is provided to the equalizer and the demapper. From
the received symbol yl, the estimated channel properties hˆl and optionally a priori in-
formation LA, the demapper generates a posteriori log-likelihood ratios (LLRs) LP and
extrinsic LLRs LE. The magnitude of an LLR value can be intuitively interpreted as
the level of confidence of the estimation for a bit while the LLR sign determines the
bit value. After reverting the effects of the interleaver on the transmit side by a dein-
terleaver pi−1, the channel decoder utilizes the redundancy added at the transmitter
side for error correction. The output of the decoder is a stream of hard decision bits
bˆ.
Depending on the receiver sophistication, several variants of the demapper and
decoder units are possible. If the demapper provides LE with only two different val-
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ues usually interpreted as +∞ and −∞, it is equivalent to provide only hard-output
bits. Otherwise, the demapper provides soft-output bits and allows a significant er-
ror-rate reduction when used with a soft-input decoder. If the demapper additionally
accepts optional feedback LA from a soft-output decoder, such a soft-input soft-output
demapper allows a further significant error-rate reduction. This is achieved by itera-
tively improving the demapping result by exploiting the information gained from the
error-correction pass in the decoder. This principle of BICM with iterative decoding
(BICM-ID) has first been described in [106]. Further iteration loops including channel
estimation and synchronization are also possible and investigated [68] but beyond the
focus of this introduction.
2.1 The Algorithmic Perspective
In the baseband domain, the quality of the received signal is usually measured by the
signal-to-noise ratio (SNR) given by
SNR =
Es
N0
(2.1)
with Es being the average energy per (in the single antenna case typically complex
scalar) transmit symbol and N0 being the power spectral density of the complex white
Gaussian noise [124]. In order to compare receiver properties on a basis of receive
energy per information bit Eb, the SNR is often translated into
Eb
N0
=
Es
N0
· 1
rQ
(2.2)
with the coding rate r and Q bits per complex scalar symbol.
The theoretical limit for the data rate that can be received and decoded asymptot-
ically error-free has been identified by Claude E. Shannon [163] for a single-antenna
system with an additive white Gaussian noise (AWGN) channel and the SNR and the
bandwidth B as parameters:
CAWGN
(
B,
Es
N0
)
= B · log2
(
1+
Es
N0
)
(2.3)
This capacity is typically normalized to the bandwidth B. The normalized capacity
CAWGN,n can be interpreted as the maximum number of information bits that can be
transmitted asymptotically error-free per channel use:
CAWGN,n
(
Es
N0
)
= log2
(
1+
Es
N0
)
(2.4)
The open challenge left by this theoretical work is the question which error protec-
tion codes, which transmission principle and which receiver principle allow to achieve
the predicted capacity or at least enable transmissions close to this limit, especially in
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the presence of realistic constraints on the computational complexity. Therefore, the
algorithmic performance of real receiver implementations needs to be compared with
this ideal upper bound.
2.1.1 Algorithmic Measures
Algorithmic measures typically refer to the reliability of the decisions based on the
received information bits. Such a reliability can be expressed by error rates. Further-
more, spectral efficiency measures allow a comparison of the achieved (error-free) data
rate with the theoretical limit of the channel capacity CAWGN,n. Additionally to these
receiver output characterizations, the computational effort on the receiver side needs
to be considered by complexity estimates.
Error Rates—Wireless transceivers are typically not able to guarantee an error-free
transmission but have a residual bit error rate (BER) or frame error rate (FER). The
BER and FER measures are the probabilities of an incorrectly decoded information
bit or frame. In this work, a frame is defined by a single code word whose length is
typically determined by the length of the BICM interleaver. Other frame definitions
are possible in other contexts. Acceptable error rates on the physical layer differ
between communication standards, such as 10% FER for IEEE 802.11n [77]. Protection
against residual baseband decoding errors is typically provided on higher layers by
mechanisms like packet retransmission by automatic repeat request (ARQ) schemes.
Spectral Efficiency—Since spectrum is a scarce resource, wireless receiver algo-
rithm development is continuously targeting an increase of the data rates without
occupying additional bandwidth. Definitions of spectrum efficiency of a mobile cellu-
lar system have been proposed in [64,66]. The term spectrum efficiency of the modulation
is defined as correctly decoded bits per modulation symbol or alternatively as correctly de-
coded bits per channel use, assuming a transmission at Nyquist rate with one complex
modulation symbol per second per Hertz. For the definition of the spectral efficiency
for a complete mobile cellular system, it has to be considered that the reuse of a fre-
quency band in neighboring cells or sectors is limited and thus reduces the overall
system spectral efficiency.
Throughout this work, the spectral efficiency ηS is defined similarly to the defini-
tion of the spectrum efficiency of the modulation used in [64], however including all
components of a specific receiver implementation:
ηS =
net information bit rate
B
(2.5)
In general, the net information bit rate refers to the rate of correctly received data
available to the user and thus takes required retransmission schemes such as ARQ
or hybrid automatic repeat request (HARQ) into account (if used). In the context of
this work, only the net information bit rate is considered by discarding incorrectly
received code words. This corresponds to a traditional ARQ scheme without consid-
ering protocol-dependent latencies introduced by the higher layers and the retrans-
mission delays.
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Complexity—On the algorithmic level, a measure of computational complexity is
very difficult and tends to be very coarse and imprecise. Typical “units” for com-
plexity measures on the algorithmic level can be operations such as additions, mul-
tiplications, multiply-accumulate operations, data storage accesses and data storage
size. Although the latter metrics are already closer to hardware implementations than
abstract operations, “details” such as the required fixed-point word lengths still make
up significant differences.
Although absolute complexity measures are hard to give at the algorithmic level,
consistent relative complexity comparisons among algorithm candidates for a specific
receiver task can help in taking early decisions on the algorithm selection. Due to the
intuitive link to hardware, scalar multiplications, additions and memory accesses can
already give a reasonable base.
One structural issue that can already be detected on the algorithmic level is a
dependency of the computational complexity on the received data. Algorithms with
data dependent runtime can typically adapt very well to instantaneous channel con-
ditions yielding particularly low complexity e.g. for high SNR conditions. However,
such an adaptive receiver runtime poses severe challenges to hardware implementa-
tions when specifying worst-case scenarios for transmissions with a constant band-
width or throughput to be served.
2.1.2 Algorithmic Trade-Offs
Although mobile communication standards often constrain performance metrics (e.g.
the maximum allowed FER) to ranges requiring up-to-date receiver algorithms, there
is a range in which trade-offs between error rates and the spectral efficiency on the one
hand and the algorithmic complexity on the other hand are possible. Furthermore,
certain trade-offs can and need to be considered already during communication stan-
dard specification phases.
From the transmitter point of view, a reduction of the transmit power could be
desired without degrading the achieved spectral efficiency. This perspective particu-
larly links the design of power amplifiers—and hence the domain of analog circuits—
with algorithmic decisions. From the receiver point of view, a sustained ηS at reduced
SNRs or otherwise degraded channel conditions (caused for instance by higher mobil-
ity) might give advantages over competing products. Both perspectives give a strong
motivation to improve the receiver algorithms for sustained spectral efficiencies at
reduced SNRs. However, better algorithms likely require more complex computa-
tions and/or extended numerical precision. Therefore, this trade-off between com-
plexity and spectral efficiency needs to be considered during algorithm design. For
incremental changes on a single algorithmic implementation or similar algorithms,
explorations and comparisons based on these algorithmic metrics and trade-offs are
reasonably reliable.
The reliability of such an algorithmic trade-off analysis significantly depends on
the accuracy of the link between such a complexity measure and the hardware met-
rics. Therefore, a realistic discussion of receiver trade-offs can only be made based
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on proper hardware metrics as e.g. proposed in [96] and discussed in detail in the
following section.
2.2 The Integrated Circuits Perspective
The algorithm perspective taken in Section 2.1 mainly offers trade-offs between error
rates, spectral efficiency and complexity. However, an algorithmic definition precisely
linking to hardware measures cannot be provided. Nevertheless, such complexity
metrics can be defined very well for the perspective of IC design by taking into ac-
count physically measurable quantities such as throughput, latency, silicon area and
energy consumption.
Due to the steady IC design technology progress, fair comparisons of IC archi-
tectures become very cumbersome, particularly when including the typical design-
space options available today for the implementation of wireless receiver algorithms.
These basic hardware design options include application-specific integrated circuits
(ASICs), application-specific instruction-set processors (ASIPs), field-programmable
gate arrays (FPGAs), digital signal processors (DSPs) and general-purpose processors
(GPPs), all providing different physical characteristics and hence allow trade-offs [18]:
Physically optimized ASICs (full-custom design) are based on macro cells for logic
blocks consisting of many more transistors than required for just a single or a
few logic gates. These macros are manually optimized on the transistor level
including placement and routing on all layers from bulk to metal.
Standard-cell ASICs (semi-custom design) shift transistor-level optimizations to the
vendor of standard-cell libraries. These libraries typically contain a large set
of optimized cells (basic logic gates, some mixed-logic gates, latches, regis-
ters, etc.) in various driver strengths. The dimensions of a single cell are
integer multiples of a unit size to fit into the grid used during an automated
place-and-route process. With the help of such cell libraries, register trans-
fer level (RTL) descriptions of digital circuits can be synthesized to gate-level
net lists as well as placed and routed with a high degree of automation. Al-
though ASICs implemented with standard cells typically require more area
than their hand-optimized counterparts for the same task, their design-time
can be reduced significantly.
FPGAs consist of a regular array of programmable look-up tables with flexible in-
terconnects of their inputs and outputs. Additionally to look-up tables, ad-
vanced FPGAs also provide in a similarly regular and flexibly connected way
specialized units such as multiply-accumulate units or memories. Du to the
programmability of the look-up tables and the interconnects, FPGAs can be
configured to the required tasks after production. However, this post-pro-
duction flexibility causes a significant increase particularly in silicon area but
also in runtime and energy compared to ASIC implementations.
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ASIPs provide programmability on assembler or even C level including a set of
application-specific instructions that accelerate tasks beyond a level reachable
by ordinary DSPs and GPPs. The term ASIP can be interpreted in a wide
sense ranging from highly application-specific processors close to ASICs to
processors with more general extensions established in DSPs today. Thus,
the differentiation of ASIPs from DSPs and even GPPs is diffuse. Depending
on the degree of specialization, software algorithm implementations for an
ASIP benefit only from the instruction-set extensions if parts of the algorithm
can be mapped to those instructions.
DSPs typically provide an instruction set similar to general-purpose processors ex-
tended by many features such as multiply-accumulate units, address pre/
post increments, parallel memory accesses, vector instructions and more.
Furthermore, many DSP architectures provide instruction-level parallelism
by very long instruction words (VLIW) or data parallelism by single-instruc-
tion multiple-data (SIMD) features. These features are often supported by
compilers for C or dialects such as DSP-C [2] or embedded C [79] or by
runtime libraries. Recently, many more application-specific instructions and
acceleration units have been attached to the bare DSP cores. Therefore, these
systems are evolving from single processor cores to signal-processing plat-
forms such as the OMAP and DaVinci platforms from Texas Instruments
Inc. [180].
GPPs allow the implementation of any algorithm on the basis of a general-purpose
instruction set and compilers for high-level languages such as C/C++. Com-
monly known architectures in this class are for instance processor IP blocks
designed by Advanced RISC Machines Ltd. (ARM) [5] (typically as embed-
ded devices) or the various Intel x86 architectures (usually used in personal
computers and servers). Recently, some of the features originally associated
with DSPs (such as SIMD extensions) became also available in the domain of
general-purpose processors.
Considering the steadily increasing performance requirements, the design-options
introduced here have certain limits when considering the performance improvements
of a single core on a single chip. Therefore, the performance requirements can only be
fulfilled when integrating multiple components as a system on chip (SoC). In order to
further cope with high non-recurring engineering costs and time-in-market require-
ments, flexibility and modularity play an increasing role today. Therefore, today SoCs
evolve to multi-processor system on chips (MPSoCs).
2.2.1 Hardware Measures
Comparisons of algorithmic implementations within the design space spanned be-
tween ASICs and GPPs as extreme points need to be based on metrics that can be ap-
plied to all design strategies. Counting for instance the occupied look-up tables for an
FPGA implementation or the execution cycles for a software solution is not sufficient
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since such measures allow comparisons only within a very limited subspace of the
design space, namely a certain FPGA family and programmable devices running on
the same frequency, respectively. Particularly for programmable architectures, many
publications use to refer to instructions or operations [50,109,116,186] as a complexity
metric leading to performance metrics such as mega instructions per second (MIPS)
or mega operations per second (MOPS). A basis for comparisons used in multiple
publications, for instance in [109, 116], is the definition of an operation as a 12-bit
adder equivalent. Nevertheless, even in the domain of programmable architectures,
the definitions and complexities of instructions or operations, especially of specialized
instructions, vary widely. In cases where the data flow is rather dominated by routing
or memories, comparisons of operations or instructions are not suitable any more.
Thus, the quality of a specific algorithm cannot be considered without the archi-
tecture used for implementation, especially if algorithmic structures match or do not
match well implementation options: For instance, regular vector operations match to
the instruction set of VLIW DSP architectures while an irregular control flow prevents
an efficient usage of the VLIW units.
More general and more precise metrics have been used in [219] for an analy-
sis of the possible trade-offs between flexibility and efficiency for fast Fourier trans-
form (FFT) architectures and Viterbi decoders. The metrics defined in this paper are
based on silicon implementation properties such as chip area, throughput and power/
energy consumption. This allows a correct comparison of different architecture types.
Various hardware measures/efficiency metrics as well as proper efficiency definitions
for wireless communications have been analyzed in depth for channel decoding ar-
chitectures and algorithms in [96]. Since these definitions can be easily adopted also
for other wireless communication processing elements, the metrics used in this work
are based on those definitions, namely on physical quantities such as energy, area and
time as given in Table 2.1. It is important to note, that particularly energy and time
need to be related to a well defined (signal processing) task, typically a bit2 or a
code word. Metrics such as throughput and latency can then be easily derived from
these basic measures. In some cases of non-battery-powered devices—such as multi-
core GPP platforms—also temperature aspects need to be considered to minimize hot
spots which can otherwise lead to physical destruction [128]. Since this work focuses
on mobile devices and since temperature is tightly linked to power density and thus
to energy, temperature aspects are omitted here.
Although the presented measures already allow a reasonable comparison of im-
plementations following different design strategies, varying silicon technology feature
sizes would render architectural comparisons useless for designs using different tech-
nologies unless the estimations introduced in the following section can be applied.
2.2.2 CMOS Technology Scaling
CMOS structures have undergone an impressive scaling of geometry, frequency and
energy consumption as already predicted quite well by Gordon Moore in 1965 [129].
2 Throughout this work, prefixes for the unit bit such as kbit or Mbit refer to powers of 1000.
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quantity symbol unit description
area A mm2 The silicon area required to realize a certain algo-
rithm implementation. For all design options, it is
important to not only account for the logic cores
but also the required memories and caches. For
FPGAs or processors, the strict measure of volume
production costs would count a full FPGA or mem-
ory even if used only partially. In order to consider
a further use of the “free” area, the utilized fraction
of the total area can be used as a fair estimate.
equiv. gate
count
AGE GE For a more intuitive area measure, area A is com-
monly normalized to gate equivalents (GE) by
A
A(1GE)
with A(1GE) being the area of a two-input
drive-one NAND standard cell of the technology.
time T s The time required by an implementation to pro-
cess a task. By defining a task, measures such as
throughput Θ (task =ˆ bit) or latency L (task =ˆ code
word or frame) can be derived.
information
throughput
Θ bit/s The average number of information bits a receiver
can serve per second.
symbol
throughput
Θsym sym/s For receiver components such as channel estima-
tion or demapping, accounting the processing time
required for one symbol can be more useful since
it is independent of the modulation order or the
channel code.
latency L s Various latency constraints are defined to guaran-
tee the proper operation of communication stan-
dards. For iterative demapping/decoding a rele-
vant latency is the time to process one code word.
power P W The average electrical power required to run a task.
energy E J Although the metric P is commonly used, it does
not consider the processing time for a task. For
battery-powered devices, the relevant quantity for
comparisons based on a certain task is the required
energy E. This measure includes both contribu-
tions from dynamic power Pd and static (leakage)
power Ps.
Table 2.1: Quantities to measure hardware implementations to allow comparisons
within the full design space.
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However, scaling became more and more challenging with modern technologies as
the analyses in [20, 133] show based on various generations of Intel processors. A
slowdown in the scaling could already be observed for capacitance densities at the end
of the 1990s [20]. Today, saturation effects can be observed for maximum frequencies
and power consumption of recent Intel desktop processors [133]. For these deep
sub-micron technologies with feature sizes (usually the smallest object extend or line
width) of 65 nm and below, particularly the supply and threshold voltages do not
scale well any more. Frequency gains from geometry scaling also diminish, but some
effects can be partially compensated by improved materials such as strained silicon.
Assuming that a hardware architecture is—to a reasonable degree—independent
of the feature size, the transistor scaling theory allows an estimation of the mea-
sures for one technology based on an implementation in another technology [143].
Three different scaling approaches are commonly used to derive scaled properties
from scaled dimensions (channel width W, channel length L and oxide thickness tox)
and/or scaled supply voltage Vdd: constant field scaling, constant voltage scaling and
general scaling.
Constant Field Scaling is used with the assumption that the electrical field in the
transistor gate remains constant. Thus, scaling the dimen-
sions with the factor 1/S, the supply voltage scales with
1/S as well. However, for modern technologies and mate-
rials, this perfect scaling perspective is no longer valid.
Constant Voltage Scaling is used with the assumption that only the geometry is
scaled by the factor 1/S. The voltage is kept constant.
A common reason for this approach is the need to comply
with certain I/O standards.
General Scaling introduces separate scaling factors 1/S and 1/U for di-
mensions and supply voltage, respectively. This approach
fits modern silicon technologies best since new materials
such as high-k gate oxides break the linear relation be-
tween U and S. Constant field scaling (U = S) and con-
stant voltage scaling (U = 1) are special cases of this ap-
proach.
Another important aspect for scaling is the transistor type, namely long-chan-
nel and short-channel transistors. The reason for this distinction is the velocity sat-
uration for charges, in case of electrons for electrical fields larger than 1V/µm to
5V/µm [143]. This saturation limit is easily reached for most channel length below
1µm. Transistors without this saturation effect are called long-channel transistors,
otherwise short-channel transistors.
Since most CMOS designs of the past ten years use technologies with feature
sizes and transistor gate lengths below 1µm, the scaling rules given in Table 2.2 focus
on the scaling factors of short-channel transistor devices. Furthermore, the issues of
decreased scaling gains—particularly for voltages—have been analyzed in [20, 133,
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parameter(s) symbol(s) scaling factor
transistor channel geometry
(width, length, oxide thickness)
W, L, tox 1/S
nominal supply voltage Vdd 1/U
area A 1/S2
gate count AGE 1
power P 1/U2
intrinsic delay tp 1/S
energy E 1/(SU2)
Table 2.2: Technology scaling factors for short-channel transistors according to the
general scaling approach [143]. Geometry scaling factors between two
technologies: 1/S; Nominal supply voltage scaling factor: 1/U. Factors
lower than 1.0 indicate scaling towards smaller technologies and lower
voltages.
143], indicating that the general scaling approach is the most suitable one for recent
CMOS designs.
The scaling rules in Table 2.2 allow a reasonable estimation of measures and effi-
ciencies for different technologies. However, even for single technology node, many
different technology variants can lead to very different physical characteristics. The
existence of different derivatives such as standard-performance or low-leakage tech-
nologies and standard-cell libraries is quite common. These derivatives satisfy differ-
ent needs (energy efficiency, performance, etc.) on the basis of the same technology
node (same feature size) by, for instance, variations of process parameters and tran-
sistor geometries. Results obtained from such a technology derivative are basically
not transferable to another derivative. However, a design-time decision to use e.g.
a low-leakage library is taken in order to intentionally influence the properties of
an architecture. Thus, such derivatives are considered to be part of the architecture
throughout this work and are hence subject to the standard scaling rules in Table 2.2.
2.2.3 Efficiency Metrics
According to the measures defined in Section 2.2.1, implementations can only be com-
pared in a multidimensional design space. In order to aid the comparison of designs
in this multidimensional space, efficiency metrics can be used which are composed
of several measures. This approach has the advantage that trade-off discussions for
these metrics can be separated from the overall comparisons. For example, an intu-
itive trade-off exists for area and processing time assuming perfect scalability, since
an N-times reduced processing time of a sufficiently large and fine-granular task can
be achieved using N concurrently running instances of a core. The “architecture qual-
ity” of the circuit does not change in this example as none of the individual cores has
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been modified. This is reflected mathematically by a constant area-time product A · T
(neglecting a marginal multiplexing overhead). Therefore, the area-time product is a
cost metric defining silicon area costs normalized to performance gains.
Aside from such an intuitive cost metric, arbitrary cost product metrics can be
defined including for instance area, time and energy such as the area-time-energy
(A · T · E) product proposed in [18]. Cost metrics often used to optimize trade-offs
between energy and performance of a constant-area building block are the energy-
delay product (EDP) or the energy-delay2 product (ED2P). While the EDP corresponds
to an arbitrarily equal weighting of processing time and energy, the ED2P corresponds
to physical trade-offs derived from CMOS voltage scaling [117]. A generalized version
of the ED2P leads to products of cost factors arbitrarily weighted by exponents i and
j such as for EiDjP proposed in [133]. Although both the EDP and the ED2P are
commonly used in VLSI and modern multicore processor design comparisons [128],
these cost metrics bear the danger of optimizing modules but losing the optimum
system efficiency [152], particularly when using an arbitrary weighting as for EiDjP.
When comparing architectures and architecture types, voltage scaling effects and
thus EiDjP optimizations are typically omitted. Very common energy-efficiency met-
rics are MIPS/mW [50], MOPS/mW [116] or in general energy per operation or in-
struction as used in [186]. Similarly, metrics such as MIPS/mm2 or MOPS/mm2 are
used. However, the definitions and complexities of instruction or operations widely
vary and do not take irregular data flows or memory requirements into account. Fur-
thermore, the costs to receive and decode a single bit are more relevant than a single
operation, especially since the number of instructions or operations required to re-
ceive and decode a bit can significantly vary.
These issues have been carefully investigated in [96] in the context of an efficiency
analysis for various channel-decoder architectures. The conclusions of this publication
are consistent with the efficiency metrics already used in an efficiency and flexibility
analysis of FFT architectures and Viterbi decoders in [219]. These area- and energy-
efficiency metrics are summarized in Table 2.3. Similarly to the alternative to define
throughput for instance based on bits or symbols, this perspective is also useful for
defining the information-throughput area efficiency ηA,Θ and the bandwidth-area ef-
ficiency ηA,B. This mainly applies to the area-efficiency metric as it is typically used to
dimension an IC in order to meet the constraints defined by a specific communication
standard. In contrast to the area efficiency, the energy efficiency ηE of demapping and
decoding units is mostly independent of bandwidth constraints of communication
standards. Therefore, energy efficiency will only refer to information bits throughout
this work.
2.2.4 Flexibility and Portability
For a long time, many VLSI design decisions were dominated by constraints requir-
ing utmost efficiencies achievable with the available silicon technologies. This was
particularly relevant for a long time in the domain of mobile wireless communica-
tion resulting in many innovative ASIC solutions. However, these constraints drove
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quantity symbol unit description
throughput-area
efficiency
ηA,Θ =
Θ
AGE
bit/s/GE Information throughput normalized
to the area (usually in units of
GE), assuming a continuous constant
quotient trade-off between area and
throughput. However, when dimen-
sioning a specific system, only an in-
teger multiple of the basic unit size
and throughput is reasonable.
bandwidth-area
efficiency
ηA,B =
Θsym
AGE
sym/s/GE The supported bandwidth normal-
ized to the area (usually in units of
GE), assuming symbol processing at
Nyquist rate. The same assumptions
and restrictions apply as for ηA,Θ.
energy efficiency ηE =
Θ
P bit/J The number of correctly decoded in-
formation bits that can be processed
at the cost of 1 J. Values are typ-
ically scaled to units of bit/nJ or
bit/pJ. Unless power gating or fre-
quency/voltage scaling is applied,
energy contributions per bit by Ps
are throughput dependent whereas
contributions by Pd are throughput-
independent.
Table 2.3: Definition of hardware efficiency metrics.
designers into costly redesigns every time a communication standard was extended
or deployed. These redesign costs include—among others—logic design and layout
costs, validation and verification costs and mask costs. For instance, mask costs have
been rising dramatically for recent technologies: The step from 250 nm to 90 nm in-
creased the mask costs by one order of magnitude from $120 000 to $1 000 000 [203].
As a consequence, the number of sold chips need to be increased from generation to
generation in order to limit the influence of such non-recurring costs on the price of a
single chip.
This ongoing development of design and manufacturing costs is a strong moti-
vation to shift the design paradigm from hard-wired functionality towards versatile
designs that can be reused for various products with an increased time-in-market.
The established generic term for such a property is flexibility.
In the context of computing and signal processing systems, the very broad term
“flexibility” mostly refers to post-production or runtime flexibility and covers many
degrees such as configurability of ASICs, reconfigurability of FPGAs and various
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kinds of programmability of ASIPs, DSPs and GPPs. Particularly in the domain of
general-purpose computing, programmability evolved for many decades with an es-
sential contribution to the proliferation of information technology.
The need for flexibility and the observation of an ever growing abundance of mo-
bile communication standards lead to the vision of software radio, first formulated
by J. Mitola in 1992 [126]. For such devices, flexibility is the key to cope with future
standard enhancements and new standards as well as to share the available compu-
tational resources for many standards. Recent publications and products follow this
trend and prove that software-defined radios become a realistic and reasonable way
to design more area-efficient wireless modems yet maintaining energy efficiency. The
authors of [145] expect a market domination of software-defined radio based modems
until 2015.
Depending on the available level of flexibility, many publications differentiate be-
tween the ideal software radio with pure software between A/D and D/A conversion
and software-defined radiowith accelerators for performance- or efficiency-critical parts.
Throughout this work, the term software defined radio (SDR) will be used for any of
these levels as the basic idea is the same. Only the degree of flexibility differs which
can be captured by the flexibility metric defined later in this section.
The flexibility required for ideal software radios implies serious challenges in
various research domains, such as
• the design of highly linear and configurable analog components like tuners,
filters and power amplifiers [59],
• the design of flexible but efficient hardware platforms—typically heterogeneous
MPSoCs [202]—including the full flow from virtual prototypes down to the ver-
ified product [95, 186],
• software design technology for efficient and standardized ways to program an
SDR platform, for the runtime management of the resources on an SDR device,
etc. [92], and
• design automation tools for the design of SDR hardware platforms and the map-
ping of software onto these platforms [29].
Although SDR software-design technology is out of the focus of this work, an
important concept from this domain—portability—is tightly linked to the trade-offs
between flexibility and efficiency. The specific communication standard or mode is
typically called waveform in the SDR community. Various waveform implementation
and optimization levels for instance with assembler languages, the C/C++ language
or dedicated waveform description languages are possible. A waveform implementa-
tion needs to be adapted for every single SDR hardware platform and the operating
system. Regardless if this adaptation is achieved manually or automatically, the suc-
cess of SDR will heavily depend on the minimization of this effort of adapting or port-
ing an existing waveform implementation to a different SDR hardware platform [132].
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Both terms “flexibility” and “portability” are typically used in a qualitative way,
often even expressing binary properties of being or not being flexible/portable. A
quantitative metric is rarely used but mandatory in order to fairly analyze trade-offs
between flexibility, portability and efficiency metrics. A reason for this issue is likely
the dependency of flexibility and portability on a multi-dimensional parameter space,
for instance the hardware platform, the selected implementation and optimization
level, the implementation and design tools or the designer’s experience.
A proposal for a definition of a flexibility metric has been given in [18, 19] by us-
ing the inverse of the re-implementation time of a specific application with a specific
design strategy such as software implementation on GPPs/DSPs, bit stream creation
for FPGA configuration or the design of semi- and full-custom ASICs. The accounted
effort is the design and test time for the software and the hardware implementations.
Although not clearly stated in [18, 19], the costs for off-the-shelf processors, compil-
ers, synthesis and layout tools and cell libraries have not been taken into account.
Furthermore, the experience and background of a person porting a waveform imple-
mentation significantly influences the implementation time. For a full cost analysis
such training, licensing and production costs definitely need to be considered. How-
ever, in the context of this work, the flexibility discussion is limited to its pure sense
based on the implementation and verification time for a design strategy.
Similarly to flexibility, portability can be defined as the inverse of the porting
effort required to adapt a waveform implementation to a new platform. This idea
only slowly spreads in literature as for example in [93, 115]. The effort to realize an
initial waveform description is not covered in a portability metric. However, this is
already part of the flexibility metric. A definition of a portability metric based on the
inverse of the porting effort has been proposed in [199]. The challenge in the usage
of a portability metric results from the fact, that it depends on two design points.
Therefore, it is impossible to define a portability metric for a single implementation.
The definitions of flexibility and portability are summarized in Table 2.4. These ef-
fort-based definitions have the advantage to be applicable to any design target and to
allow comparisons across design targets. Furthermore, both flexibility and portability
metrics are defined in a very similar manner as the inverse of a cost metric. Therefore,
the flexibility and portability metric definitions in Table 2.4 can be interpreted as two
design-time efficiency aspects.
2.3 General Efficiency and Flexibility Trade-Offs
So far, spectral efficiency ηS, area-efficiency metrics ηA,Θ and ηA,B, energy efficiency
ηE as well as flexibility F and portability P have been defined independently. Each of
these metrics already combines a certain cost and a certain gain metric into a single
scalar metric by normalization. However, the remaining four dimensions of spectral,
area and energy efficiency as well as design time efficiency (flexibility/portability) are
not independent from each other as illustrated in the following examples:
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quantity symbol unit description
flexibility F 1/d According to [18], a flexibility metric can be defined
as the inverse of the implementation and verification
time of an application either in software or as VLSI
architectures without the reuse of existing implemen-
tations. Costs for off-the-shelf processors, libraries, li-
censes and training are not considered. For conve-
nience, the implementation costs are measured in days.
Depending on the architecture whose flexibility is to be
measured, the number of different applications or ap-
plication variants plays an additional role. In general,
the average effort for all application variants can be
considered. In case the flexibility is limited so severely
that an application cannot be implemented, the time
for an architecture modification needs to be accounted.
portability P 1/d According to [199], portability is defined as the inverse
of the adaptation time of an existing application imple-
mentation to another implementation. Since portabil-
ity is a result of a porting step between two imple-
mentations, it cannot be interpreted as a property of a
single waveform implementation.
Table 2.4: Definitions for flexibility and portability.
• Applying resource sharing in order to achieve a higher area efficiency can result
in a reduced energy efficiency due to additional multiplexing. Similar trade-offs
exists down to the level of single CMOS inverters, where the propagation delay
and the energy per inversion have a nonlinear dependency depending on the
manufacturing process and transistor parameters [72].
• Fulfilling shorter design-time constraints might result in less area/energy-effi-
cient architectures as less time is available for optimizations. Particularly for
programmable architectures, bigger memories might be required to achieve a
certain flexibility/portability.
• A higher spectral efficiency often comes at the cost of more complex algorithms.
Thus, area and energy efficiency are reduced. If an existing hardware platform
cannot execute the new algorithm at all or at a required minimum area/energy
efficiency, flexibility and portability are also reduced due to the required adap-
tation or redesign of the hardware platform.
Although all four dimensions are very important for modern portable wireless
communication devices, no urgent need existed for the systematic trade-off investiga-
tion at the early times of wireless communication. For a long time, the design options
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for physical layer receivers have been limited to a few algorithm and architecture
classes since the area and energy efficiencies were at the limits even for ASIC solu-
tions. In the recent time, the progress of CMOS technology scaling enables more and
more flexible architectures (for instance DSPs, ASIPs and FPGAs) being integrated in
mobile devices as more cost-effective alternatives to ASIC solutions. Furthermore, a
steadily growing number of communication standards and algorithmic options partic-
ularly in the domain of channel estimation, equalization and demapping are available.
Therefore, the design space for standardization, algorithm selection and architecture
design increased significantly. To cope with the complexity and non-trivial relations
between the efficiency/flexibility metrics, a quantitative investigation of the design
options will be of valuable help for reasonable design decisions. Therefore, such a
quantitative analysis of exemplary design points is provided in Chapter 6 for the
wireless receiver component this work focuses on, namely the MIMO demapper.
2.3.1 Area and Energy Efficiency vs. Flexibility and Portability
The design space of GPPs, DSPs, FPGAs and ASICs has been thoroughly investi-
gated with respect to finite impulse response (FIR) filters, image processing algo-
rithms (block matching) and communication algorithms (Viterbi decoding and FFT
procesing) by Blume et al. [18]. The results show an impressive range of efficiency and
flexibility trade-offs spanning three to four orders of magnitude between the extreme
points of ASICs and GPPs. Based on the results from [18], the hardware design-space
options and their area/energy efficiencies as well as their flexibility are visualized
qualitatively in Figure 2.2. Please note that Figure 2.2 uses efficiency metrics instead
of power and performance metrics as visualized in [18]. Similar trade-offs (however
based on architecture-dependent MIPS/mW) have been reported in [50]. Further-
more, the authors of [219] provide detailed efficiency and flexibility comparisons for
wireless communication components (FFT and Viterbi decoder). These comparisons
are based on the same metrics as defined in Section 2.2.3 and yield a very similar
efficiency range of three to four orders of magnitude.
According to these analyses, the ranges of area and energy efficiency span up to
four orders of magnitude, fairly independent from the algorithm domain. On the
one hand, the tremendous efficiency advantage of ASICs very well illustrates the
need for ASICs in ultimate performance applications. On the other hand, off-the-
shelf processors provide an economical advantage of up to three orders of magnitude
in effort and flexibility. In between these two extreme points, many architectural
alternatives offer a high variety of trade-offs. Particularly when considering mobile
wireless communication, it can be observed, that low complexity receiver parts (such
as control flow or low complexity legacy standards) are gradually being implemented
more flexibly on DSPs or GPP cores. Complex and high-data-rate functionality is still
realized by dedicated accelerators. Hence, the very heterogeneous needs for receiver
components and the huge architectural design space are one reason why the mapping
and scheduling of wireless standard implementations are both a challenge and an art,
particularly when considering SDR.
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Figure 2.2: Qualitative visualization of design space trade-offs according to [18],
modified for the metrics introduced in this chapter. For convenience,
the left ordinate is used as a cost metric obtained from the inverse of the
energy efficiency ηE.
Two aspects are not very well visible in Figure 2.2: On the one hand, the ranges of
various architectural options may widely overlap. On the other hand, a wide range of
trade-offs between optimization effort and resulting efficiency can be covered within
the design space of a single architectural option, for instance software realizations
on processors or configurations for FPGAs. For example, optimizing architecture
independent C-code towards optimized assembler code on a DSP platform can easily
yield one order of magnitude or more in efficiency [94].
However, such software optimization potential should not mislead to the illusion
to reach ASIC performance with optimized assembler code. It is rather an indicator
that not only the flexibility but also portability is a matter of trade-offs since code
optimizations are an extra effort. With the definition of portability P in Section 2.2.4,
such an optimization effort reduces P , regardless if either the porting of an optimized
portion of code or if the porting and optimization of unoptimized code is considered.
The different aspects of these trade-offs between portability and efficiency have
been investigated and qualitatively visualized in [94, 199]. Figure 2.3 extends this
trade-off for flexibility. This is possible since both portability and flexibility are de-
fined by the effort—either for reimplementation or adaptation. Therefore, Figure 2.3
uses the effort as ordinate instead of the metrics F or P . Although the relations
between P , F and efficiency are only depicted qualitatively for exemplary design
strategies (processors, FPGAs and ASICs) in Figure 2.3, the figure allows to identify
certain general properties of and relations between flexibility and portability.
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Figure 2.3: Trade-offs between architectural efficiency and different aspects of flexi-
bility and portability.
When considering the effort to re-implement an algorithm or application for a
certain target hardware type (black solid curves), this refers to the flexibility of the
selected hardware. Independently from the target choice, an unoptimized implemen-
tation can be achieved with relatively low effort but also with a rather low efficiency.
At this point, optimizations require a relatively low extra effort but yield a relatively
high efficiency gain. When continuing optimizations, the efficiency gains of con-
stantly added extra effort diminish until a certain optimization limit is reached. If
an efficiency higher than this limit is required, another target hardware needs to be
chosen.
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Typically, the rewrite (and verification) effort for configurable hardware is higher
than that for software due to the lower abstraction level of hardware description lan-
guages. When comparing the rewrite effort for FPGAs and manufactured ASICs, the
entrance effort level of writing RTL code is similar, but comes with the extra effort
and quality requirements for ASIC manufacturing.
When discussing the porting effort, first the adaptation of an existing implementa-
tion to another hardware platform of the same class (e.g. software to software or RTL
to RTL) needs to be considered. In this case (gray solid curves), the adaptation of ex-
isting code requires much less but still relevant effort compared to a full rewrite. This
adaptation effort varies depending on the target. In general, it can be assumed that
the adaptation effort is slightly higher for hardware descriptions than for software.
For ASICs, the manufacturing effort needs to be added despite of the fact that target-
independent RTL code can typically be reused. When comparing the code reuse gains
for both software and hardware implementations (with the assumption of a sufficient
code quality) it can be observed that code reuse is much more important for hardware
implementations. Therefore, intellectual property (IP) components and libraries are
inevitable for an efficient hardware design methodology.
The second kind of adaptation covered by portability is the porting between con-
ceptually different hardware targets, for instance between software and hardware
descriptions. The effort for such an adaptation is close to the one for a rewrite and
thus does not differ much from the effort that corresponds to 1/F . Only experi-
ences gained from the existing implementation might yield a limited effort reduction.
However, this depends highly on coding, testing and documentation quality.
Additionally to the consideration of single processing elements, the design and
programming of components for future heterogeneous MPSoCs might even add extra
effort due to the increased overall complexity. One way to cope with this challenge
and to reduce the effort required for a specific efficiency measure is a change in de-
sign and implementation methodology. Particularly for SDR design flows, this is
an essential task many researchers are currently focusing on. Despite the qualita-
tive character of Figure 2.3 the observations of the importance of IP and experience
reuse can support research directions that emphasize library based approaches and
waveform description languages making use of existing efficient IP components as
proposed in [29, 130, 146].
2.3.2 Area and Energy Efficiency vs. Spectral Efficiency
In the same way as area/energy efficiency are important targets for hardware design,
spectral efficiency is a major target for algorithm design. Modulation and coding
schemes with a steadily increasing complexity originate from the chase for higher
data rates and thus higher spectral efficiencies at a limited bandwidth. While GSM is
using Gaussian minimum shift keying (GMSK) modulation with convolutional codes
with single-carrier single-antenna links and time division multiple access (TDMA)
multiplexing, LTE and WLAN apply OFDM/QAM modulation schemes as well as
turbo and low-density parity-check (LDPC) codes with multi-antenna links.
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These technologies, providing improved spectral efficiencies and the ability to
handle higher bandwidths, come at the cost of increasing design and implementation
complexity for analog components and digital circuits as estimated by an experi-
ence-based complexity “score” (linked to an area metric) in [118]. According to this
analysis, OFDM modulation is already about two orders of magnitude more complex
than the most simple modulation schemes (e.g. on-off keying). A further significant
complexity growth is expected when considering channel coding and multi-antenna
transceivers. However, these complexity comparisons are mainly based on silicon
area and design-effort aspects. A normalization to the achievable throughput has not
been used in [118] . Furthermore, no in-depth comparison is given about spectral
efficiencies as function of the SNR.
In order to guarantee fair comparisons, C. Studer compares multi-antenna demap-
ping and decoding VLSI architectures for a fixed maximum FER of 1% in [171]. These
extensive comparisons include several multi-antenna demapper architectures as well
as convolutional BCJR decoders, turbo decoders and LDPC decoders. The metrics
used in [171] are based on gate-level equivalents AGE and include the bandwidth-area
efficiency ηA,B for demapper components and the throughput-area efficiency ηA,Θ for
the analysis of single decoder components and demapper/decoder system estima-
tions. Although the spectral efficiency ηS is not an explicit part of these comparisons
a consistent modulation/antenna setup and the maximum FER add the means of a
fair comparison in terms of spectral efficiency. With these metrics and constraints,
numerous MIMO demapper design points (both design-time and runtime parame-
ters) characterize the trade-off between ηA,B and the minimum achievable SNR. It can
be observed that—among these design points—the extension of the operational SNR
range to the least four dB has to be paid by a reduction of ηA,B by about one order of
magnitude.
These investigations clearly indicate that spectral efficiency is desirable due to
limited spectral resources but very expensive in terms of signal processing. Therefore,
the analysis of the trade-offs between spectral efficiency and area/energy efficiency
is a very important aspect for designing future wireless systems and particularly for
standardization.
2.4 A Survey on Wireless Receiver Efficiencies
The importance of the trade-offs between efficiency and flexibility is an aspect be-
coming more and more important for modern high data-rate receivers. In order to
investigate these metrics, a survey of state-of-the-art digital baseband architectures is
presented in the following which exhibits very interesting relations.
Commercial and academic receiver implementations publicly available in litera-
ture have been selected from various very different domains such as mobile wireless
communication (GSM, GPRS/EDGE/evolved EDGE, UMTS, LTE), stationary wire-
less communication (802.11 WLAN), terrestrial and satellite digital video broadcast
services (DVB-T, DVB-S) and wireless sensor network (WSNs) nodes.
32 Chapter 2. Digital Integrated Circuits for Wireless Baseband Processing
ch
ip
d
etails
b
aseb
an
d
estim
atio
n
s
a
scaled
b
aseb
an
d
b
au
th
o
r
affi
liatio
n
n
am
e
y
ear
stan
d
ard
w
[ n
m
]
V
d
d
[ V
]
A
ch
ip
[m
m
2 ]
P
ch
ip
[ m
W
]
Aˆ
B
B
[m
m
2 ]
Pˆ
B
B
[ m
W
]
Θ
c
[ M
b
it/
s]
S
U
Aˆ
G
E
,B
B
d
[ k
G
E
]
η
A
,Θ
[ b
it/
s/
G
E
]
η
E
[ b
it/
n
J]
M
in
o
g
u
e
[125]
A
n
alo
g
D
ev
ices
—
1995
G
S
M
800
3.00
14.5
94.00
14.5
94.00
0.20
6.2
2.5
76
15.90
0.081
W
o
n
g
[205]
L
S
I
—
1999
G
S
M
350
3.00
5.1
26.40
3.8
19.80
0.20
2.7
2.5
105
5.04
0.168
C
o
fl
er
et
al.
[34]
S
T
M
icro
.
—
2006
E
D
G
E
130
1.20
57.0
336.00
16.3
96.00
0.24
1.0
1.0
3,257
0.07
0.002
L
u
eftn
er
et
al.
[114]
In
fi
n
eo
n
—
2007
E
D
G
E
90
1.40
44.0
70.00
12.2
19.46
0.24
0.7
1.2
5,103
0.03
0.012
Ito
et
al.
[88]
R
en
esas
et
al.
S
H
-M
o
b
ileG
2
2007
E
D
G
E
90
1.20
124.3
136.80
17.6
19.41
0.24
0.7
1.0
7,361
0.02
0.009
K
u
n
ie
et
al.
[97]
N
E
C
M
ed
ity
™
M
2
2008
E
D
G
E
65
1.20
12.3
—
1.6
—
0.24
0.5
1.0
1,278
0.09
—
S
h
irasak
i
et
al.
[164]
P
an
aso
n
ic
—
2009
E
D
G
E
45
1.20
65.9
—
7.2
—
0.24
0.4
1.0
11,954
0.01
—
B
en
k
eser
et
al.
[16]
E
T
H
Z
,
A
C
P
—
2010
E
D
G
E
130
0.62
2.0
4.50
2.0
4.50
1.20
1.0
0.5
400
3.00
0.071
Ito
et
al.
[88]
R
en
esas
et
al.
S
H
-M
o
b
ileG
2
2007
U
M
T
S
90
1.20
124.3
136.80
35.8
39.41
3.60
0.7
1.0
14,945
0.17
0.063
K
u
n
ie
et
al.
[97]
N
E
C
M
ed
ity
™
M
2
2008
U
M
T
S
65
1.20
12.3
—
3.2
—
3.20
0.5
1.0
2,556
0.63
—
S
h
irasak
i
et
al.
[164]
P
an
aso
n
ic
—
2009
U
M
T
S
45
1.20
65.9
—
14.5
—
3.20
0.4
1.0
24,232
0.05
—
D
elT
o
so
et
al.
[37]
S
T
M
icro
.
—
1998
D
V
B
-T
500
3.30
435.0
3,630.00
435.0
3,630.00
30.00
3.9
2.8
5,881
19.60
0.240
V
au
p
el
et
al.
[188]
R
W
T
H
et
al.
—
1998
D
V
B
-S
500
3.30
75.0
1,200.00
55.5
888.00
56.00
3.9
2.8
750
287.00
1.830
T
h
o
m
so
n
et
al.
[183]
A
th
ero
s
—
2002
W
L
A
N
250
2.50
46.2
452.00
37.0
203.00
54.00
1.9
2.1
2,000
51.90
2.220
P
etru
s
et
al.
[140]
A
th
ero
s
—
2007
W
L
A
N
180
1.80
60.8
972.00
37.7
602.64
300.00
1.4
1.5
3,934
106.00
1.550
Z
arg
ari
et
al.
[150,218]
A
th
ero
s
et
al.
—
2008
W
L
A
N
130
1.20
36.0
440.00
23.4
286.00
300.00
1.0
1.0
4,680
64.10
1.050
B
u
rg
et
al.
[25]
E
T
H
Z
et
al.
—
2009
W
L
A
N
130
—
14.4
—
14.4
—
600.00
1.0
—
2,880
208.00
—
A
y
ers
et
al.
[12],
cfg
.
A
O
S
U
—
2010
W
S
N
180
0.65
0.6
0.35
0.2
0.11
2.00
1.4
0.5
17
161.00
7.740
A
y
ers
et
al.
[12],
cfg
.
B
O
S
U
—
2010
W
S
N
180
0.65
0.6
0.22
0.2
0.06
0.25
1.4
0.5
17
20.10
1.570
T
a
b
le
2
.5
:
E
ffi
cien
cy
su
rv
ey
o
n
A
S
IC
-d
o
m
in
ated
w
ireless
receiv
er
im
p
lem
en
tatio
n
s. e
a
T
h
e
estim
ated
b
aseb
an
d
area
Aˆ
B
B
an
d
p
o
w
er
Pˆ
B
B
are
b
ased
o
n
d
etailed
in
fo
rm
atio
n
fro
m
p
u
b
licatio
n
s.
If
n
o
d
etailed
in
fo
rm
atio
n
ab
o
u
t
Aˆ
B
B
is
av
ailab
le,
th
e
b
aseb
an
d
area
ratio
h
as
b
een
estim
ated
fro
m
d
ie
m
icro
g
rap
h
s.
If
n
o
d
etailed
in
fo
rm
atio
n
ab
o
u
t
Pˆ
B
B
is
av
ailab
le,
th
e
b
aseb
an
d
p
o
w
er
ratio
h
as
b
een
in
ro
u
g
h
ly
ap
p
ro
x
im
ated
b
y
th
e
area
ratio
.
b
S
caled
to
a
130
n
m
,
1.2
V
C
M
O
S
tech
n
o
lo
g
y
b
ased
o
n
th
e
g
en
eral
sh
o
rt-ch
an
n
el
tran
sisto
r
ru
les
(T
ab
le
2.2,
[143]):
S
=
w
130
n
m
,
U
=
V
d
d
1.2
V
,
A
130
=
1S 2
A
,
Θ
130
=
S
Θ
,
P
130
=
1U
2 P
.
c
R
eceiv
er
d
etectio
n
/
d
eco
d
in
g
rate,
th
is
m
ay
b
e
h
ig
h
er
th
an
th
e
av
erag
e
rate
av
ailab
le
to
a
sin
g
le
u
ser
fo
r
in
stan
ce
in
T
D
M
A
sy
stem
s.
d
O
b
tain
ed
fro
m
scalin
g
Aˆ
B
B
to
a
130
n
m
tech
n
o
lo
g
y
an
d
th
en
d
iv
id
in
g
b
y
A
130 (1
G
E
) ∼=
5
µ
m
2.
e
T
h
e
n
u
m
b
ers
in
th
is
tab
le
are
reaso
n
ab
ly
ro
u
n
d
ed
,
calcu
latio
n
s
h
av
e
b
een
d
o
n
e
w
ith
fu
ll
p
recisio
n
.
2.4. A Survey on Wireless Receiver Efficiencies 33
ch
ip
d
et
ai
ls
b
as
eb
an
d
es
ti
m
at
io
n
sa
sc
al
ed
b
as
eb
an
d
b
au
th
o
r
af
fi
li
at
io
n
n
am
e
y
ea
r
st
an
d
ar
d
w
[n
m
]
V
d
d
[V
]
A
ch
ip
[ m
m
2
]
P
ch
ip
[m
W
]
Aˆ
B
B
[ m
m
2
]
Pˆ
B
B
[m
W
]
Θ
c
[M
b
it
/
s ]
S
U
Aˆ
G
E
,B
B
d
[k
G
E
]
η
A
,Θ
[b
it
/
s/
G
E
]
η
E
[b
it
/
n
J ]
G
ra
y
v
er
et
al
.
[5
8,
62
]
A
er
o
sp
ac
e
et
al
.
—
20
05
U
M
T
S
18
0
1.
8
71
.8
55
0
34
.7
30
1
0.
38
1.
4
1.
5
3,
37
3
0.
16
0.
00
4
v
an
B
er
k
el
et
al
.
[1
87
]
P
h
il
ip
s
E
V
P
20
05
U
M
T
S
90
—
2.
0
30
0
2.
0
30
0
—
0.
7
—
—
—
—
W
L
A
N
30
0
2.
0
30
0
—
0.
7
—
—
—
—
L
in
et
al
.
[1
10
,1
11
]
U
M
IC
H
et
al
.
S
O
D
A
20
06
U
M
T
S
18
0
1.
8
26
.6
2,
95
0
26
.6
2,
95
0
2.
00
1.
4
1.
5
2,
77
4
1.
00
0.
00
2
W
L
A
N
3,
20
6
26
.6
3,
20
6
24
.0
0
1.
4
1.
5
2,
76
9
12
.0
0
0.
02
3
G
lo
ss
n
er
et
al
.
[6
0]
S
an
d
b
ri
d
g
e
S
B
30
11
20
07
U
M
T
S
90
0.
9
—
30
0
—
24
9
2.
00
0.
7
0.
8
—
—
0.
00
3
W
L
A
N
30
0
—
16
5
11
.0
0
0.
7
0.
8
—
—
0.
02
6
R
am
ac
h
er
[1
45
]
In
fi
n
eo
n
M
u
S
IC
20
07
U
M
T
S
65
0.
9
43
.0
28
0
12
.3
25
3
3.
20
0.
5
0.
8
9,
80
0
0.
16
0.
00
4
W
o
h
et
al
.
[2
00
]
U
M
IC
H
et
al
.
A
rd
b
eg
20
08
U
M
T
S
90
1.
0
11
.6
17
0
11
.6
17
0
2.
00
0.
7
0.
8
4,
85
6
0.
29
0.
00
6
D
V
B
-T
75
11
.6
75
5.
00
0.
7
0.
8
4,
85
6
0.
71
0.
03
2
W
L
A
N
45
0
11
.6
45
0
54
.0
0
0.
7
0.
8
4,
86
0
7.
70
0.
05
8
L
im
b
er
g
et
al
.
[1
09
]
T
U
D
re
sd
en
T
o
m
ah
aw
k
20
08
L
T
E
13
0
1.
3
10
0.
0
1,
52
5
10
0.
0
1,
52
5
—
1.
0
1.
1
20
,0
00
—
—
R
o
w
en
et
al
.
[1
48
]
T
en
si
li
ca
C
o
n
n
X
B
B
E
20
09
L
T
E
65
—
1.
1
—
1.
1
—
—
0.
5
—
88
0
—
—
T
u
et
al
.
[1
74
,1
85
]
S
an
d
b
ri
d
g
e
S
B
35
00
20
09
L
T
E
—
—
—
—
—
—
50
.0
0
—
—
—
—
—
W
il
li
st
o
n
[1
94
]
C
E
V
A
X
C
20
09
L
T
E
—
—
—
—
—
—
—
—
—
—
—
—
W
u
et
al
.
[2
10
]
L
iU
et
al
.
L
eo
C
o
re
20
09
L
T
E
65
—
8.
0
—
8.
0
—
10
0.
00
0.
5
—
6,
40
0
7.
81
—
N
il
ss
o
n
et
al
.
[1
34
]
L
iU
L
eo
C
o
re
20
09
D
V
B
-T
12
0
1.
2
11
.0
70
11
.0
70
31
.6
7
0.
9
1.
0
2,
58
1
11
.3
0
0.
41
8
D
er
u
d
d
er
et
al
.
[3
8]
IM
E
C
A
D
R
E
S
20
09
W
L
A
N
90
1.
0
32
.0
23
1
32
.0
23
1
10
8.
00
0.
7
0.
8
13
,3
53
5.
60
0.
22
5
L
ee
et
al
.
[1
03
]
K
W
U
,
et
al
.
S
O
D
A
-I
I
20
10
U
M
T
S
13
0
1.
0
11
.0
12
4
11
.0
12
4
2.
00
1.
0
0.
8
2,
20
0
0.
91
0.
01
1
C
le
rm
id
y
et
al
.
[3
3]
L
et
i,
T
U
K
L
M
ag
al
i
20
10
L
T
E
65
1.
2
13
.5
21
9
13
.5
21
9
10
.8
0
0.
5
1.
0
10
,8
18
0.
50
0.
02
5
W
o
h
et
al
.
[2
01
]
U
M
IC
H
et
al
.
A
n
y
S
P
20
10
L
T
E
90
1.
0
25
.2
1,
34
7
25
.2
1,
28
7
10
0.
00
0.
7
0.
8
10
,5
03
6.
59
0.
03
7
T
a
b
le
2
.6
:
E
ffi
ci
en
cy
su
rv
ey
o
n
S
D
R
re
ce
iv
er
im
p
le
m
en
ta
ti
o
n
s.
e
a
T
h
e
es
ti
m
at
ed
b
as
eb
an
d
ar
ea
Aˆ
B
B
an
d
p
o
w
er
Pˆ
B
B
ar
e
b
as
ed
o
n
d
et
ai
le
d
in
fo
rm
at
io
n
fr
o
m
p
u
b
li
ca
ti
o
n
s.
If
n
o
d
et
ai
le
d
in
fo
rm
at
io
n
ab
o
u
t
Aˆ
B
B
is
av
ai
la
b
le
,
th
e
b
as
eb
an
d
ar
ea
ra
ti
o
h
as
b
ee
n
es
ti
m
at
ed
fr
o
m
d
ie
m
ic
ro
g
ra
p
h
s.
If
n
o
d
et
ai
le
d
in
fo
rm
at
io
n
ab
o
u
t
Pˆ
B
B
is
av
ai
la
b
le
,
th
e
b
as
eb
an
d
p
o
w
er
ra
ti
o
h
as
b
ee
n
in
ro
u
g
h
ly
ap
p
ro
x
im
at
ed
b
y
th
e
ar
ea
ra
ti
o
.
b
S
ca
le
d
to
a
13
0
n
m
,
1.
2
V
C
M
O
S
te
ch
n
o
lo
g
y
b
as
ed
o
n
th
e
g
en
er
al
sh
o
rt
-c
h
an
n
el
tr
an
si
st
o
r
ru
le
s
(T
ab
le
2.
2,
[1
43
])
:
S
=
w
13
0
n
m
,
U
=
V
d
d
1.
2
V
,
A
13
0
=
1 S
2
A
,
Θ
13
0
=
S
Θ
,
P
13
0
=
1 U
2
P
.
c
R
ec
ei
v
er
d
et
ec
ti
o
n
/
d
ec
o
d
in
g
ra
te
,
th
is
m
ay
b
e
h
ig
h
er
th
an
th
e
av
er
ag
e
ra
te
av
ai
la
b
le
to
a
si
n
g
le
u
se
r
fo
r
in
st
an
ce
in
T
D
M
A
sy
st
em
s.
d
O
b
ta
in
ed
fr
o
m
sc
al
in
g
Aˆ
B
B
to
a
13
0
n
m
te
ch
n
o
lo
g
y
an
d
th
en
d
iv
id
in
g
b
y
A
13
0
(1
G
E
)
∼ =
5
µ
m
2
.
e
T
h
e
n
u
m
b
er
s
in
th
is
ta
b
le
ar
e
re
as
o
n
ab
ly
ro
u
n
d
ed
,
ca
lc
u
la
ti
o
n
s
h
av
e
b
ee
n
d
o
n
e
w
it
h
fu
ll
p
re
ci
si
o
n
.
34 Chapter 2. Digital Integrated Circuits for Wireless Baseband Processing
Both ASIC-dominated chips (Table 2.5) and SDR-based chips (Table 2.6) are in-
cluded in this survey, although many commercial as well as academic SDR publi-
cations do not refer to complete physical-layer baseband implementations. Further-
more, many publications lack relevant information about area, throughput or power
characteristics. Particularly, many commercial LTE chip sets are announced without
revealing technical details. Similarly, many SDR platforms claim to be capable of run-
ning certain standards, but no implementation or measurement for these standards is
publicly available.
Many designs in Table 2.5 and Table 2.6 even implement application layer func-
tionality. For this survey, the focus is put on digital-baseband receiver implementa-
tions of the physical layer. Therefore, only estimations for the baseband area AˆBB and
the baseband receive power PˆBB are accounted. In cases where no details about AˆBB
are available, AˆBB has been derived from the chip area Achip by estimations based on
the die micrographs. Likewise, when no details about the baseband power are avail-
able, PˆBB is derived from Pchip with the assumption that—for a rough estimation—the
relative baseband power contribution is close enough to the relative area contribu-
tion. The area/energy efficiency analysis in Section 2.4.4 gives a good indication that
this assumption is reasonable for a rough estimation over a range of several orders of
magnitude.
The information throughput Θ is taken from the respective publications if avail-
able. Otherwise, the throughput specifications from the standards are taken (if suffi-
cient information about the operating mode of the communication standard is given).
It is worth noting that particularly for the TDMA based standards (such as GSM
and EDGE) the system throughput and thus the instantaneous data rate is more rel-
evant than the averaged single-user link throughput because those receivers have to
be able to quickly acknowledge packets. Furthermore, such receivers typically enter
a standby mode during foreign time slots.
Most numbers given in Table 2.5 and Table 2.6 are based on the original tech-
nology used in the respective publications. Only the efficiency metrics ηA,Θ and ηE
are scaled to a 130 nm technology with Vdd = 1.2V (S =
w
130 nm , U =
Vdd
1.2V , A130 =
1
S2
A,
Θ130 = SΘ, P130 =
1
U2
P). The area is normalized to gate counts AGE by first scaling the
area to the reference 130 nm technology and then dividing by A(1GE) = 5 µm2, even
if transistor or gate counts have been given in the related publications. This allows a
fairer comparison since for instance memories or layout issues are correctly included
in the comparison.
It is very important to note, that the efficiency comparisons given in Tables 2.5
and 2.6 are estimations only. Uncertainties result from technology scaling (particu-
larly when scaling across many technology generations), from estimated baseband
contributions to the overall chip area and power and from incomplete information
about the coverage of certain communication standard features. Therefore, even for
a single standard the resulting estimates of the implementation efficiencies vary a
lot. Thus, the one-by-one comparison of two implementations is futile. However, the
following discussions will show that interesting trends and characteristics can be de-
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rived when comparing implementations grouped by standards such as GSM, EDGE,
UTMS, etc. or by flexibility.
2.4.1 ASIC-dominated Receiver Implementations
Receiver implementations for wireless communication dominated by ASIC designs
are listed in Table 2.5. Although these realizations are ASIC-dominated, some of
them contain processor cores in the physical-layer baseband processing block for gen-
eral-purpose control tasks. This is the case particularly for recent UMTS and multi-
standard modems.
GSM The two modems published in [125] and [205] implement GSM transceivers
including analog components and voice processing. In [205] two processor
cores are present for control tasks.
The pure GSM parts of further publications of multi-standard EDGE and
2G/3G receivers could not be identified and are thus handled separately
as EDGE implementations.
EDGE The commercial EDGE modems published in [34,88,97,114,164] all imple-
ment GSM, GPRS and EDGE. A revised 65 nm version of the 90 nm SH-
MobileG2 in [88] has been published in [89]. Since sufficient power num-
bers are missing in [89] and since the area efficiency of both chips is very
similar, the architecture in [88] has been selected for comparison. All these
chips fall into the system-on-chip (SoC) category as not only the digital
baseband but also application and peripheral components are integrated.
Furthermore, the GSM/GPRS/EDGE implementations in [88, 97, 164] are
subsystems in multi-standard 2G/3G SoCs. These EDGE subsystems typi-
cally integrate a processor (ARM9 in [34,88,97,114], ARM11 in [88,97,164]
and/or TeakLite in [114]) core for control tasks which delegates most of
the signal processing to dedicated acceleration units, e.g. for equaliza-
tion, (de)modulation or channel decoding. An implementation of Evolved
EDGE (E-EDGE) is reported in [16]. This publication is partially academic
and does most likely not refer to a full implementation of GSM/GPRS/
E-EDGE functionality. Aside from the very low Vdd = 0.62V and many
efficiency improvements introduced with E-EDGE, this might be a reason
for the unusually high efficiency of this implementation compared to the
other EDGE chips.
UMTS The UMTS/WCDMA implementations part of the 2G/3G SoCs published
in [88,97,164] integrate processor cores such as GPPs and DSPs, but signif-
icant signal processing workload is performed in dedicated IP cores. Since
all chips realize not only a 3Gmodem but also a 2Gmodem and application
functionality, the 3G modem area contributions have been estimated based
on the die micrographs. Power numbers are only available for [88] and the
sum of the 3G modem and the on-chip application processor. Therefore,
the ratio PˆBBPchip
has been roughly approximated by AˆBBAchip
.
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LTE So far, no publication giving insight into LTE chip sets is available, al-
though many commercial chip sets are announced. The only publications
on LTE implementations are from the academic domain and fall into the
SDR category.
WLAN The WLAN transceiver chips in Table 2.5 cover an implementation of the
IEEE 802.11a standard [183] as well as IEEE 802.11n implementations such
as 2× 2 MIMO transceivers [140, 218] and a 4× 4 MIMO transceiver [25].
While the digital baseband and the MAC components cannot be separated
for the data published in [140, 183, 218], the implementation published
in [25] covers the digital baseband only. However, a larger part of the
MAC processing tasks is typically realized by an external host processor as
indicated in [183]. Thus, the imprecision introduced by not separating the
MAC contributions can be expected to be reasonably small.
For 802.11n receivers, it is worth noting that many chip sets have been
released before the 802.11n standard has been ratified in September 2009.
Therefore, these chip sets provide a certain minimum flexibility to adapt
to the 802.11n draft changes. However, these solutions cannot be labeled
as SDR implementations. Separate implementations, explicitly labeled as
SDR are discussed in Section 2.4.2.
DVB-T/S The standards discussed above specify peer-to-peer links with relevant
latency constraints. As representative points for broadcast scenarios, a
DVB-T and a DVB-S implementation have been selected. The DVB-S im-
plementation in [188] is a single-carrier QPSK receiver while the realization
of the DVB-T standard requires a more complex OFDM receiver as imple-
mented in [37]. The differing receiver algorithms can be considered as one
reason for the efficiency differences between [37] and [188].
WSN As a representative for the domain of ultra-low power receivers, a wire-
less sensor-node implementation is included into the survey. Differently
to most other standards in this comparison, the transmission is chosen
such that low-power transmitter and receiver implementations are possi-
ble. Typical modulation schemes applied in this domain are on-off keying
(OOK) or frequency-shift keying (FSK) variants which enable very efficient
analog frontends [118]. Also the efficiencies of the digital-baseband part are
outstanding even if scaled from the low-power domain with Vdd = 0.65V
to the standard technology with Vdd = 1.2V.
2.4.2 SDR-dominated Receiver Implementations
The design of flexible SDR platforms with a sufficient level of efficiency is still a field
of intensive research. However, the transition from ASIC dominated platforms to
software defined platforms is a gradual process of SoC and MPSoC evolution. Early
chips as the WCDMA implementation published in [62] still contain many acceler-
ator units but run e.g. channel decoding in software. Up to now, many academic
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SDR platforms and commercial SDR prototypes for mobile devices as well as base
stations have been published. Excellent overviews on SDR approaches and products
are presented in [10] and [137]. However, only few full standard implementations
and measurements are available for these platforms. Many publications only claim to
support certain standards but do not provide the corresponding measurements. The
available data is summarized in Table 2.6.
One very distinct commonality of the platforms listed in Table 2.6 is a high de-
gree of software parallelism. This parallelism is achieved by various approaches such
as data level parallelism by SIMD approaches, instruction level parallelism by VLIW
architectures and multi-core parallelism by (mainly heterogeneous) MPSoCs. The
dominating strategy is SIMD-based parallelism employed in almost all academic plat-
forms such as SODA [110, 111], SODA-II [103], Ardbeg [200], Tomahawk [109], Leo-
Core [134, 210] and AnySP [201] as well as in commercial products such as Infineon’s
MuSIC [145], Sandbridge’s SB3011 and SB3500 [60, 185], Tensilica’s ConnX BBE [148],
Philips’ EVP [187] and Ceva’s XC [194]. Instruction level parallelism based on VLIW
instructions is less commonly used but still present in prominent platforms such as
the EVP, Ardbeg, MuSIC and AnySP. Furthermore, the heterogeneous and partially
homogeneous many-core approaches are very commonly used such as in SODA, in
its successors SODA-II and Ardbeg, in Tomahawk, MuSIC and in the network-on-
chip (NoC) based MPSoC named Magali [33]. Compared to the processor based
approaches listed so far, IMEC’s ADRES platform [38] provides flexibility and par-
allelism by an array of coarse grained reconfigurable processing elements, however
integrated into a larger SoC with VLIW units and accelerators.
Benefits expected from the SDR resource-sharing approach have been demon-
strated in [145]. In this publication, the area increase for the support of a growing
number of mobile communication standards is lower than for a traditional radio com-
posed of separate receiver implementations. However, measurements and compar-
isons proving the flexibility with more than a single standard realization are rare. The
currently most extensive comparison for this domain is given in [200] with imple-
mentations for three very different standards such as UMTS/WCDMA, DVB-T and
WLAN/802.11a on the very same Ardbeg platform.
2.4.3 Complexity Trends
Before focusing on a detailed efficiency comparison, interesting observations can be
made when plotting the gate count AGE over technology size w as shown in Fig-
ure 2.4. Obviously, the GSM and wireless sensor-node implementations have the low-
est complexity. However, there is no obvious grouping of a certain class of standards
or by SDR/non-SDR implementations. Even within a single type of communication
standard, the implementation complexities vary significantly. However, this variance
needs to be considered with a lot of care since Figure 2.4 does not give any information
about the data rates, modes and standard releases realized by a certain implementa-
tion. Furthermore, the estimations and the scaling used in this survey introduce a
certain amount of uncertainty.
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Figure 2.4: Complexity trends of wireless receiver implementations.
Nevertheless, an average complexity growth trend can be observed. Technology
scaling with a constant area A and thus constant silicon costs would allow to increase
AGE by a factor of two per technology scaling step with S =
√
2. However, the average
increase of the gate count is just a factor of 1.64 per technology step for the imple-
mentations selected for this survey. Clearly, this survey cannot cover all published/
existing wireless chip sets. Hence, this observation might vary when additional im-
plementations are considered.
Although a complexity growth can be observed which is lower than possible by
ideal scaling, the reasons for this observation are speculative. First, with technologies
shrinking below 90nm the area savings predicted by the ideal scaling rules are rarely
achieved, for instance due to quantum-physical effects that can be compensated only
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partially by technologies such as high-K, metal gates or FinFET transistors [3]. Sec-
ond, further reasons might include algorithmic complexities growing slower than the
technology feature size is shrinking or area savings by resource sharing advancing
towards SDR technologies. Independently from the reasons for this trend, this obser-
vation supports the changing mindset not taking area as important today as it was at
the beginning of wireless receiver development. Furthermore, the impossible separa-
tion of individual standards clearly shows that a single cost metric such as AGE is not
sufficient for receiver comparisons. Therefore, at least a normalization to data rates
as for the efficiency metrics ηA,Θ and ηE is required.
2.4.4 Area and Energy Efficiency Comparisons
In order to investigate trade-offs for the area efficiency ηA,Θ, the energy efficiency ηE
and the flexibility, the designs of Table 2.5 and Table 2.6 are collected in Figure 2.5. A
few points in this figure need to be considered with care: Both LTE implementations
in [33] and [201] are based on academic SDR platforms which most likely do not im-
plement the full LTE standard. This is particularly true for the latter one which does
not cover processing steps before the FFT such as channel estimation and gain control.
Similarly, the E-EDGE implementation of [16] is partially academic and does not im-
plement the full GSM/GPRS/E-EDGE functionality, but includes channel estimation,
filtering, equalization and channel decoding.
Although efficiency information is not available for all implementations, the re-
maining subset of points shown in Figure 2.6 still allows the observation that receiver
implementations form clusters of standards with respect to their efficiencies. Overall,
an impressive efficiency range of more than three orders of magnitude is covered by
the standards and implementations selected in this survey. Furthermore, the available
chip implementations show a clear correlation between area and energy efficiency.
This is not particularly surprising since area is a main contributor to the capacitance
that is linearly linked to the chip power consumption and thus the energy efficiency.
Several GPRS/EDGE implementations are located at the least efficient end (lower
left corner of Figure 2.5). UMTS/WCDMA implementations achieve slightly better
efficiencies followed by plain GSM implementations located in middle of both the
area and energy efficiency ranges. The ASIC-dominated WLAN implementations are
located at the most efficient end, only outperformed by wireless sensor nodes and the
DVB-S implementation. The efficiency relations between EDGE, UMTS and WLAN
are supported by a recently published analysis of power contributions (including not
only the digital baseband but also all analog components, protocol layers, etc.) for
a Motorola smartphone including standby, download and upload modes for these
standards [98].
At first sight, the OFDM based ASIC-dominated systems such as WLAN and
DVB-T seem to outperform traditional single carrier TDMA and WCDMA solutions.
However, at least wireless sensor nodes and the DVB-S implementation give counter-
examples for such a hypothesis. Although the LTE implementations [33] and [201]
could also be taken as a counter example it is better to omit these SDR-based designs
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Figure 2.5: Efficiency trends of wireless receiver implementations.
in such a discussion on transmission schemes in order to separate the effects of com-
munication standards and SDR induced trade-offs. Furthermore, such a hypothesis
seems to contradict analysis in [118] where an OFDM transceiver has been estimated
to be about two orders of magnitude more complex than simpler modulation schemes.
However, that analysis includes both transmit and receive analog components and did
not normalize the complexity estimates to the achievable throughput. Additionally,
several aspects are not covered in Figure 2.5, such as the minimum SNR required for
proper functionality as well as mobility and range aspects. For these reasons, it is
not possible to conclude the superiority of a certain modulation approach from this
figure.
However, the trade-offs between ASIC dominated approaches (filled markers) and
SDR approaches (empty markers) can be clearly identified, even though no quanti-
2.4. A Survey on Wireless Receiver Efficiencies 41
100 101 102
10−2
10−1
100
101
102
Minogue95 [125]
Wong99 [205]
Cofler06 [34]
Lueftner07 [114] Ito07 [88]
Shirasaki09 [164]
Kunie09 [97]
Benkeser10 [16]
Grayver05 [58, 62]
Lin06 [110,111]
Ramacher07 [145] (SDR) Ito07 [88]
Woh08 [200]
Shirasaki09 [164]
Kunie09 [97]
Lee10 [103]
Wu09 [210]
Clermidy10 [33]
Woh10 [201]
DelToso98 [37]
Woh08 [200]
Nilsson09 [134]
Vaupel98 [188]
Thomson02 [183]
Lin06 [110,111]
Petrus07 [140]
Zargari08 [150, 218]
Woh08 [200]
Burg09 [25]
Derudder09 [38]
Ayers10 [12]
Ayers10 [12]
maximum terminal speed [km/h]
η
A
,Θ
[b
it
/
s/
G
E
]
GSM GPRS/(E-)EDGE UMTS SDR UMTS
SDR LTE WLAN SDR WLAN DVB-S
DVB-T SDR DVB-T Wireless Sensors
Figure 2.6: Mobility versus area efficiency investigation for various wireless receiver
implementations.
tative flexibility measures are available. For WLAN receivers, flexible solutions are
about one order of magnitude less efficient in both ηA,Θ and ηE than their ASIC-dom-
inated counter parts. Similarly, UMTS/WCDMA SDR implementations are about
one order of magnitude worse in terms of energy efficiency than their ASIC-domi-
nated counterparts. Particularly for area efficiency, the academic nature of most SDR
platforms needs to be considered since those systems rarely contain full standard
implementations.
One more trade-off perspective that yields an interesting insight into wireless
receiver and standards properties is the relation between mobility and efficiency. In
Figure 2.6, ηA,Θ has been selected as representative for architectural efficiencies since
it is available for more implementations and correlates well with ηE. As metric for
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mobility, the maximum supported terminal speed has been chosen. Although the area
efficiency for each class of communication standards varies over about one order of
magnitude, the overall picture indicates a trade-off between mobility and achievable
efficiency. However, even in this comparison, counter examples such as the relatively
efficient implementations for GSM and LTE (though SDR based) inhibit a simplistic
conclusion.
2.5 Conclusions
The overall picture of the investigated trade-off observations gives an indication that
no individual property can explain the variations of efficiency in digital baseband re-
ceivers alone. It is rather the sum of algorithmic and architectural properties, design
decisions as well as communication standard specifications that play an important role
for efficiency and thus for sufficient head room for flexibility enhancements. There-
fore, careful investigations of hardware-based efficiency and flexibility trade-offs are
mandatory for defining future wireless standards, for developing new algorithms and
for designing digital-baseband hardware.
A very promising transmission strategy for increasing the spectral efficiency is
spatial multiplexing with MIMO transceivers. This technology is already part of sev-
eral communication standards such as IEEE 802.11n and LTE. Some digital baseband
implementations are already commercially available and included in Table 2.5 such as
2× 2 implementations published in [140, 218] and a 4× 4 implementation published
in [25]. Although MIMO reception adds significant complexity to a baseband receiver,
the efficiencies do not significantly degrade according to Figure 2.5.
However, particularly for MIMO detection, the variety of existing algorithms with
a widely varying communication performance indicate, that a pure standard-based
investigation of area/energy/spectral efficiencies and flexibility is not sufficient. Al-
ready the analysis of pure ASIC components by C. Studer [171] has indicated that
extending the SNR operating range by a few dB can cost about one order of magni-
tude in terms of area efficiency. Therefore, such efficiency and flexibility trade-offs
will be investigated quantitatively in the following chapters in order to provide anal-
yses supporting design decisions for future iterative MIMO receiver implementations.
Chapter 3
Demapping Algorithms for Iterative
MIMO Reception
As the survey on baseband receiver architectures in Section 2.4 has shown, commercial
and academic implementations supporting the MIMOmodes of IEEE 802.11n [77] and
LTE [45] are already available today. The existing products are, however, still based
on algorithms with a relatively low complexity. Research in this domain is continuing
beyond what is currently implementable in silicon since more advanced MIMO re-
ceiver algorithms have a high potential for improvements. This opens new challenges
for demapper architecture development. In general, multi-antenna transmission can
be used for many purposes, prominent applications are beamforming, spatial diversity
schemes and spatial multiplexing.
Beamforming applies phased antenna arrays which provide a coherent transmis-
sion with an improved directivity towards one or more selected users. Such beam-
forming applications improve the overall system efficiency by temporarily improving
the signal quality for selected but alternating users (depending on the scheduling
algorithm) and reduce the interference for others [36].
In contrast to beamforming, MIMO techniques for spatial-diversity and spatial-
multiplexing require uncorrelated receive and transmit antennas. In multi-path sce-
narios, the probability is relatively low that all transmission paths are affected by deep
fading at the same time. Therefore, the overall link reliability is improved.
Spatial diversity MIMO schemes, such as space-time block codes (STBCs) first
used by Alamouti [9,178] exploit the improved average channel reliability by transmit-
ting a symbol multiple times over different antennas and at different time instances.
Compared to a single antenna transmission the bit and frame error rates are signif-
icantly improved without changing the bandwidth or the information throughput.
As STBCs also allow reception with single antennas in a multiple-input single-output
scenario, they are well suited for small devices with a low complexity.
Spatial multiplexing MIMO schemes transmit independent data streams over mul-
tiple antennas. This approach works best with fully uncorrelated antennas. Such a
transmission offers increased data rates while requiring demapping algorithms with
an increased complexity. A first realization of this transmission scheme has been the
V-BLAST algorithm in 1998 [204]. In the recent years, particularly the iterative demap-
ping and decoding for MIMO systems is still a matter of intensive research as it has
the potential to improve the detection limits by several decibel [70, 172, 173]. There-
fore, this chapter gives an introduction to the basics of spatial multiplexing MIMO
schemes and an overview of available algorithms and approaches.
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bc,pi: coded and interleaved bit sequence; pi: interleaver; pi
−1: deinter-
leaver; s: transmit symbol vector; hj,i: channel coefficient for transmis-
sion from transmit antenna i to receive antenna j; H: channel matrix
composed of the channel coefficients hj,i; Hˆ: estimated channel matrix;
n: additive receive noise vector; y: received symbol vector; LA: stream
of a priori LLRs at the demapper; LP: stream of a posteriori LLRs at
the demapper; LE: stream of extrinsic LLRs generated by the demapper;
bˆ: estimated received information bit sequence.
3.1 Coherent Baseband Model
The coherent baseband transmission model for a spatially multiplexed transmission
depicted in Figure 3.1 is very similar to the single-antenna model introduced in Sec-
tion 2.1 for the definition of receiver metrics. It follows the BICM principle which
has been extended to BICM with iterative decoding (BICM-ID) in [106]. BICM-ID for
spatially multiplexed MIMO transmission has been elaborated in [70]. As for the sin-
gle-antenna model, issues introduced e.g. by carrier frequency or sampling frequency
mismatches and the compensation in synchronization units are omitted here in order
to concentrate on the demapping/decoding receiver components.
Information bits b are encoded by an encoder (e.g. for convolutional codes, turbo
codes or LDPC codes) which produces encoded bits bc with additional redundancy
resulting in a code rate r < 1. As protection against burst errors, the decoder output
is fed into an interleaver pi. The interleaved bit stream bc,pi is then used as input to the
mapper.
In a spatially multiplexed MIMO system with MT transmit antennas, the bit
stream bc,pi is mapped to a series of symbol vectors s = [s1, . . . , sMT ]
T ∈ OMT with
O being the modulation alphabet consisting of 2Q distinct complex symbols. O is as-
3.1. Coherent Baseband Model 45
sumed to be the same for all antennas for the sake of readability. In the following, the
index i ∈ {1, . . . ,MT} refers to the antenna index and the index b ∈ {1, . . . ,Q} refers
to the bit index within one scalar symbol si. Thus, the mapper translates MTQ bipolar
bits xi,b ∈ {+1,−1} to one symbol vector s. With the definitions of the bit vectors
xi,∗ =
[
xi,1, . . . , xi,Q
]
x = [x1,∗, . . . , xMT,∗] (3.1)
the mapping operation M and the demapping operation D are denoted in the follow-
ing by
si = M (xi,∗)
s = M (x)
xi,∗ = D (si)
x = D (s) . (3.2)
A single transmit symbol vector s is sent over a MIMO channel and received
by MR receive antennas. The MIMO channel is assumed to be non frequency-se-
lective and thus provides a flat-fading scenario. Hence, the complex scalar coeffi-
cients hj,i ∈ C for transmit antenna i and receive antenna j form the channel ma-
trix H ∈ CMR×MT . Antenna gains and phase shifts are considered to be included in
the respective channel coefficients. Since this baseband model assumes flat fading
for the channel, it is applicable to individual flat-fading OFDM subcarriers, e.g. as
yk = Hksk + nk for a subcarrier with index k. No matter which transmission model
or channel is assumed, the realization of subsequent channel matrices Hk is consid-
ered to be covered by a proper channel model. Well known channel models are the
quasi-static flat block fading model with identical channel matrices within a packet
or frame, the independent and identically distributed (i.i.d.) Rayleigh-fading model
or the family of so called TGn channel models which cover the IEEE 802.11n WLAN
standard szenarios [77].
A white circular Gaussian noise vector n ∈ CMR with variance N0 per element is
added as receive noise resulting in the received symbol vector
y = Hs+ n. (3.3)
For the MIMO case with E[|hi,j|2] = 1 the SNR of such a system is defined by
SNR =
MTEs
N0
(3.4)
with Es = E
[|si|2]. A normalization of the SNR to the received signal energy per
information bit is given in [70] by defining Eb/N0 as
Eb
N0
=
MTEs
N0
· MR
MTQr
. (3.5)
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Based on the received symbol vectors and known pilot symbols, a channel esti-
mator can compute an estimate Hˆ of the channel matrix H. Since channel estimation
algorithms for MIMO reception are a separate and wide field of research, perfect
channel knowledge (Hˆ ≡ H) is assumed throughout this work.
Per received symbol vector y and channel-matrix realization H the MIMO demap-
per generates a posteriori LLRs LP ∈ RMTQ and extrinsic LLRs LE ∈ RMTQ with ele-
ments LDi,b or L
E
i,b for antenna i and per-antenna bit index b. The stream of deinter-
leaved extrinsic LLRs serves as input for the channel decoder. The decoder performs
the error correction and delivers the estimated received bit sequence bˆ. Considering
cross-layer optimizations, it is even possible to further propagate soft information to
higher layers such as the MAC layer or even application layers (audio, voice, etc.) [54].
Different variants of demapper properties are possible which influence the overall
demapping/decoding scheme:
Hard-output demappers provide only hard decision bits at the output which may be
interpreted as LLRs with only two different values of LEi,b ∈ {+∞,−∞}. In such
a case, decoders must be used that support hard-decision input bits. Iterations
between decoder and demapper are not reasonable in this scenario.
Soft-output demappers provide LLR streams LE, but do not process any a priori in-
formation. A system with a soft-output demapper requires a decoder which is
able to process the soft-input LLR stream. Compared to a system with a hard-
output demapper, the error rates are significantly improved [70, 167]. Iterations
between decoder and demapper are not supported by definition.
Soft-input soft-output demappers are able to include a priori information LA in the
computation of LE and LP. This allows iterations between the decoder and the
demapper resulting in better error rates than in the non-iterative case but at
the cost of extra computational effort. The basics of such a BICM-ID decoding
scheme have been elaborated in [70]. The number of iterations I is defined by
the number of demapper runs, thus one iteration corresponds to the soft-output
case.
This categorization defines very important input-output properties of demappers
and thus aspects of the receiver topology, regardless if a MIMO or a single-antenna
transmission is used. However, the realization of efficient and effective demapping
algorithms for MIMO detection is a distinguishing aspect compared to single-antenna
receivers.
3.2 The MIMO Demapping Problem
The basic problem of MIMO detection is visualized in Figure 3.2 by a simplistic two-
dimensional real-valued signal space. The orthogonal signal space of the constellation
OMT in Figure 3.2a is transformed by the channel matrix H into the signal space
visualized in Figure 3.2b. A noise vector n is drawn from the circular white Gaussian
noise indicated by the gray circles in Figure 3.2b. For a transmit symbol s this results
in the exemplarily visualized received symbol vector y.
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Figure 3.2: Visualization of the hard decision MIMO demapping problem reduced
to a two-dimensional real-valued signal space.
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A straightforward MIMO demapping approach called zero-forcing (ZF) is the re-
versal of the channel influence and thus the multiplication of the received symbol
vector y with the pseudo-inverse channel matrix H+ given by (3.6). The result of this
operation is simply quantized to the nearest constellation vector sˆ as given by (3.7).
Since this “search” for the nearest constellation vector can be performed in the con-
stellation vector signal space simply by a truncation1 of the least significant bits its
complexity is reasonably low.
H+ =
(
HHH
)−1
HH (3.6)
sˆ = argmin
s∈OMT
{
‖s− H+y‖2
}
. (3.7)
The (hard decision) MIMO detection problem becomes visible when comparing
the received signal space in Figure 3.2b and the result of the multiplication with H+
as visualized in Figure 3.2c. In Figure 3.2b the correct hard decision can still be made
since the Euclidean distance between s and y is shorter than the one between sˆ and
y. Thus, the received symbol y is still located within the optimum decision bound-
aries of s derived from the nearest neighbor criterion (light gray Voronoï diagram in
1 Rounding a value x ∈ R to nearest integers 2k+ 1, k ∈ Z only requires the operation ⌊x⌋ ∨ 1. There-
fore, QAM constellation grids with Re{x}, Im{x} ∈ {2k+ 1|k ∈ Z, 2Q/2−1 ≤ k < 2Q/2−1} are partic-
ularly hardware friendly.
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Figure 3.2b [191]). However, the ZF decision boundaries indicated by the orthogonal
dashed lines in Figure 3.2c do not match the optimum hard-decision boundaries. The
regions confined by ZF overlap significantly with the neighbor regions of the opti-
mum hard decision. Therefore, the received symbol vector y is located within the
ZF boundaries of sˆ instead of s as shown in the example in Figure 3.2c. Thus, erro-
neous decisions are likely to happen with the zero-forcing approach since it suffers
significantly from the transformation of a spatially white noise distribution (allowing
Euclidean distance comparisons) into a spatially correlated distribution.
In order to improve the MIMO detection, various algorithm classes and variants
have been developed which cover a wide trade-off between computational effort and
algorithmic performance e.g. in terms of error rates. Closed-loop approaches trade-
off the detection effort at the receiver side against bandwidth and power on the link
back to the transmitter or against computational complexity on the transmitter side.
Such approaches like eigenmode signaling [32, 144] and precoding [195] require in-
stantaneous channel knowledge at the transmitter side obtained from information fed
back from the receiver to the transmitter and sophisticated prediction algorithms at
the transmitter side.
This work focuses on the transmission/reception model with an open-loop sce-
nario without the need to feed back information to the transmitter. Prominent ap-
proaches for the open-loop scenario will be briefly introduced in the following sec-
tions. A particular focus is put on sphere-decoding (SD) algorithms in Section 3.5
since this class of algorithms offers a superior algorithmic performance. Among the
large set of sphere-decoding algorithms, this work mainly focuses on single tree-
search (STS) soft-input soft-output sphere-decoding algorithms published in [172].
Although the worst-case computational effort for these algorithms tends to be high,
the average-case and best-case complexity is reasonably low. Therefore, sphere decod-
ing offers interesting trade-offs between algorithmic performance and architectural
efficiency.
As a primary reference, minimum mean square error (MMSE) detectors are dis-
cussed in this work since they are of high importance for recent VLSI implementa-
tions. Particularly, a soft-input soft-output MMSE demapper with parallel interference
cancellation (MMSE-PIC) has been published recently in [173]. This architecture is, at
the time writing this work, the only other known VLSI implementation of a soft-in-
put soft-output MIMO demapper and thus the reference of choice for the soft-input
soft-output architecture introduced in Chapter 5.
Algorithmic performances in terms of frame error rate (FER) are shown in Fig-
ure 3.3 for a 16-QAM scenario and a selected set of MIMO demapping algorithms. It
is clearly visible that depending on the degree of sophistication, a wide SNR range can
be covered. Though Figure 3.3 might lead to a search for the most algorithmically ef-
fective algorithm (lowest FER at lowest SNR), this figure and the following discussion
are intended only as an introduction of MIMO demapping basics. The focus of later
architecture-related chapters will be put on an approach for reasonable multi-dimen-
sional and multi-constraint efficiency and flexibility comparisons for MIMO demap-
ping architectures rather than on the identification of an ultimate MIMO demapper
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Figure 3.3: Frame error rates for selected MIMO demapping strategies for a 16-QAM
transmission.a
a Error rates have been generated with double floating-point precision. Perfect channel knowledge
about the fast i.i.d. Rayleigh fading channel is assumed at the receiver side which uses SQRD prepro-
cessing [212] for sphere decoding. The BICM(-ID) transmission is set up with a convolutional channel
code (rate 1/2, generator polynomials [133o, 171o], constraint length 7) decoded by a max-log BCJR
channel decoder with perfect termination knowledge and a random interleaver corresponding to 576
information bits.
algorithm. Therefore, this chapter can only cover a limited set of algorithms, mainly
those which are used later on for the efficiency trade-off discussions. Further ap-
proaches are shortly introduced in Section 3.6.
3.3 Optimum and Near-Optimum Demapping
Although this work is rather architecture than information theory related, certain
basic terms, demapping principles and bounds need to be introduced. A realistic
lower bound for the frame error rate achievable with realistic transmission scenarios
(finite frame/code word length, arbitrary channel models) has been defined by [220]
and summarized in [171]. With H being the array of N channel matrix realizations
forming one frame and P[I(SNR,H) < rMTQ] being the probability that a certain set
of channel realizations achieves an average information rate lower than the number
50 Chapter 3. Demapping Algorithms for Iterative MIMO Reception
of information bits per transmitted symbol vector this outage lower bound (OLB) is
defined as given in (3.8) and marks the leftmost limit in Figure 3.3:
I(SNR,H) = 1
N
N∑
l=1
log2 det
(
IMT +
SNR
MT
HH[l]H[l]
)
FER(SNR) ≥ P[I(SNR,H) < rMTQ]. (3.8)
3.3.1 Optimum Hard-Output Demapping
Approaching the algorithmic limit given in (3.8) with an optimum non-iterative BICM
hard-decision demapping algorithm leads to the maximum a posteriori (MAP) solu-
tion [189] given by
sMAP = argmin
s∈OMT
{‖y− Hs‖2
N0
− log P[s]
}
(3.9)
which can be simplified to the maximum-likelihood (ML) demapping solution sML if
no a priori information is available for the received symbol vectors [190]:
sML = argmin
s∈OMT
{
‖y− Hs‖2
}
. (3.10)
This is typically the case in non-iterative BICM MIMO demapping scenarios. An
example for an algorithm that is able to find sML is an unconstrained hard-output
sphere decoder as introduced in detail in Section 3.5 and visualized in Figure 3.3.
3.3.2 Optimum LLR Generation
The FER performance of the receiver can be significantly improved by applying itera-
tive demapping and decoding as exemplarily visualized for six iterations for both the
MMSE-PIC and the STS-SD algorithm in Figure 3.3. An optimum solution requires
the exchange of soft-information between the demapper and the decoder as shown
in [154,155]. This soft-information can be represented in the form of a priori LLRs LAi,b,
a posteriori LLRs LDi,b and extrinsic LLRs L
E
i,b with
LEi,b = L
D
i,b − LAi,b. (3.11)
The demapper receives the interleaved a priori information (LA in Figure 3.1) with the
LLRs LAi,b given by
LAi,b = log
(
P[xi,b = +1]
P[xi,b = −1]
)
(3.12)
with the a priori probabilities P[xi,b = ±1] for a certain bit xi,b being ±1. The demapper
forwards the generated LLRs LEi,b (stream L
E in Figure 3.1) via the deinterleaver to the
3.3. Optimum and Near-Optimum Demapping 51
decoder. According to [70] the optimum a posteriori solution for LDi,b and thus L
E
i,b can
be computed by
LDi,b = log

 ∑
s∈S (+1)i,b
exp
(
−‖y− Hs‖
2
N0
)
P[s]


− log

 ∑
s∈S (−1)i,b
exp
(
−‖y− Hs‖
2
N0
)
P[s]

 (3.13)
with
S (±1)i,b =
{
s
∣∣∣s ∈ OMT ,D(s)i,b = ±1} (3.14)
and
P[s] =
∏
i,b:xi,b=+1
exp
(
LAi,b
)
1+ exp
(
LAi,b
) ∏
i,b:xi,b=−1
1
1+ exp
(
LAi,b
) (3.15)
for white Gaussian circular noise and statistically independent bits xi,b. This assump-
tion is valid for typical BICM-ID scenarios. However, this optimum BICM-ID solution
implies a complexity of order O
(
2QMT
)
in best and worst-case scenarios and thus is
impractical for receiver implementations.
3.3.3 Near-Optimum LLR Generation
An approach leading to various algorithms providing a feasible computational com-
plexity is the max-log approximation of (3.13) as defined in [70] and given by (3.16):
LDi,b ≈ min
s∈S (−1)i,b
{‖y− Hs‖2
N0
− log P[s]
}
− min
s∈S (+1)i,b
{‖y− Hs‖2
N0
− log P[s]
}
. (3.16)
The computation of this approximation still has an exponential worst-case complexity.
However, many efficient implementations and approximations of (3.16) exist which
only require the investigation of a fraction of all 2QMT vector candidates during the
minimum search. Therefore, the max-log approximation is often preferred and ex-
ploited by various MIMO demapper algorithms. An example for MIMO detectors
achieving max-log a posteriori performance are the soft-output STS-SD (equivalent to
one iteration) and the SISO STS-SD visualized for six BICM-ID iterations (I = 6) in
Figure 3.3.
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3.4 Minimum Mean Square Error (MMSE) Demappers
The MMSE MIMO demapping approach reduces some of the noise amplification ef-
fects introduced by ZF. It is a linear approach that provides a constant complexity
independent of the SNR or channel realization. Therefore, it is a popular alternative
to algorithms approaching optimum LLR generation, which often suffer from SNR-
dependent runtime due to the high worst-case complexity. MMSE-based architectures
will serve as reference in the efficiency trade-off discussion in Chapter 7 and therefore,
the algorithm is introduced here briefly. However, no algorithmic complexity estima-
tions will be derived here, although the deterministic properties of MMSE detectors
allow for more objective complexity estimations than for control flow dominated al-
gorithms such as sphere decoding.
Since zero forcing suffers from noise amplification as visualized in Figure 3.2c,
the MMSE approach considers both noise and signal and maximizes the signal to
interference-plus-noise ratio (SINR). The hard-output MMSE solution is given by
(3.17) [26, 138]. It has a complexity similar to the zero-forcing approach, i.e. the so-
lution sˆ can be determined element wise by simply quantizing y˜ in the constellation
signal space with
K =
(
HHH +
MT
SNR
IMT
)−1
s˜ = KHHy
sˆ = argmin
s∈OMT
{
‖s− s˜‖2
}
. (3.17)
In Figure 3.3, the FER advantage of the hard-output MMSE detector over the ZF
approach is noticeable, but still small compared to the gap to the outage lower bound.
It is even far from the ML solution achieved by the hard-output spheredecoder.
A major improvement can be achieved by extending the MMSE detector by the
generation of soft-output LLRs. A max-log approximation has been proposed in [138]
as given in (3.18):
ρi =
SNR
MTKi,i
− 1
LEi,b = ρi

 min
s∈O
D(s)b=−1
|s˜i − s|2 − min
s∈O
D(s)b=+1
|s˜i − s|2

 . (3.18)
The FER advantage is clearly visible in Figure 3.3. This approximation has the ad-
vantage that the minimization arguments are only complex scalar values. Thus, the
complexity is much lower than in (3.16), particularly since the computation of LEi,b
can be approximated for Gray-mappings by piecewise linear functions [65]. The al-
gorithmic performance resulting from this trade-off is significantly better than for
the hard-output MMSE, but has still a noticeable gap compared with the optimum
max-log soft-output approximation achieved by the soft-output sphere-decoder.
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An architecture for efficient extension of soft-input soft-output MMSE based de-
tection demonstrates the applicability of the SISO MMSE detection [168, 171]. In
principle, the soft-input extension adds a preprocessing step performing a parallel
interference cancellation (PIC) before applying the MMSE equalization. The complex-
ity added for soft-input handling is dominated by the interference cancellation step
which changes the computation of y˜ and ρi. Further algorithmic details are omitted
here for the sake of a compact introduction. For these details, the interested reader is
referred to [168,171].
A key statement for this chapter is the fact that, although non-iterative MMSE
approaches yield higher error rates than ML or max-log solutions, iterative demap-
ping/decoding enables the MMSE principle to approach the max-log performance
in the fast i.i.d. Rayleigh fading 16-QAM scenario as visualized in Figure 3.3. This
impressive result is achieved with a reasonable fixed complexity independent of the
SNR which is advantageous for real-time constraints of wireless receivers. However,
the latency introduced to demap and decode a code word is significantly increased
compared to the non-iterative approach. For mobile communication standards with
low latency requirements, this might become a relevant issue. Therefore, algorithmic
complexity estimations are of limited use here and omitted for the sake of an objective
quantitative analysis based on architectural efficiencies in Chapter 7. In that chapter,
established MMSE based VLSI architectures are used as references for the receiver
trade-off discussions.
3.5 Sphere Decoding
Many sphere-decoding algorithms provide excellent error rates for hard-output, soft-
output and SISO algorithms. The difference between MMSE and sphere-decoding
approaches becomes already visible in Figure 3.3 for hard-output and soft-output al-
gorithms. If furthermore an open-loop transmission system is used with a quasi-static
i.i.d. Rayleigh block fading channel (Figure 3.4), the systematic difference between
MMSE and sphere-decoding approaches becomes visible. This error rate comparison
imposes the question for resulting hardware efficiencies and the trade-offs between
these measures. This section concentrates on an overview and the basics of sphere-
decoding algorithms whereas the architectures and trade-offs are investigated in the
subsequent chapters.
Considering the error-rate comparison in Figure 3.4, a relevant difference between
MMSE based approaches and sphere-decoding approaches are the number of itera-
tions required to achieve a given FER constraint. For instance, the MMSE-PIC re-
quires I = 6 iterations in order to reach the FER constraint of 1% at approximately
24 dB while the SISO STS demapper only requires I = 2 iterations to achieve a similar
error rate performance. When alternatively using a fixed number of I = 2 iterations,
the MMSE-PIC approach requires an SNR almost 7 dB higher than the SISO STS ap-
proach to reach an FER of 1%. Even with I = 6, this gap still spans about 3 dB.
Furthermore, the (absolute) FER slope is much lower for the MMSE-PIC algorithm
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Figure 3.4: Frame error rates for a 64-QAM transmission over a quasi-static Rayleigh
block fading channel.a
a Error rates have been generated with double floating-point precision. Perfect channel knowledge at
the receiver about the quasi-static i.i.d. Rayleigh block fading channel (same channel realization for
all vectors of a code word) is assumed at the receiver side which uses SQRD preprocessing [212] for
sphere decoding. The BICM-ID transmission is set up with a convolutional channel code (rate 1/2,
generator polynomials [133o, 171o], constraint length 7) decoded by a max-log BCJR channel decoder
with perfect termination knowledge and an random interleaver corresponding to 576 information
bits.
than for the max-log optimal SISO STS sphere decoder. Therefore, max-log optimum
MIMO demapping by sphere decoders achieve lower error rates at less demapper/
decoder iterations for a fixed SNR in the scenario used in Figure 3.4.
The reason for the difference to the fast Rayleigh fading scenario in Figure 3.3 is
the different degree of spatial diversity the two algorithms can exploit [171, Section
2.2]. In Figure 3.3, sufficient time and/or frequency diversity has been available such
that the channel code can compensate fading effects within single code words. This
sort of diversity is eliminated by the quasi-static block fading case. The fast Rayleigh
fading case in Figure 3.3 (different H for every s) and the quasi-static case in Figure 3.4
(same H for all s of one code word) thus represent the two possible extreme cases of
time/frequency diversity.
Due to the two advantages in terms of lower minimum SNRs and less iterations for
a fixed FER constraint, sphere decoding is of high interest for future MIMO receivers.
Particularly in physical-layer VLSI implementations a lower number of iterations can
be a major advantage under throughput and latency constraints. The amount of
iterations affordable for such iterative demapping/decoding VLSI implementations
under various architectural constraints will be analyzed in Chapter 7.
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3.5.1 MIMO Demapping as a Tree Search
For the maximum a posteriori solution sMAP given in (3.9), the maximum-likelihood
solution sML in (3.10) or the max-log optimum a posteriori LLRs in (3.16), a minimum
search is required among all candidate vectors s and metricsM(s) to determine those
candidates with the minimum metric. In general, the metricM(s) can be defined by
M(s) = ‖y− Hs‖
2
N0
− log P[s]. (3.19)
With statistically independent symbols si and according to (3.15), partial metricsM(i)P
for antenna i can be defined by
M(i)P (s) =
1
N0
∣∣∣∣∣∣yi −
MT∑
j=1
hi,jsj
∣∣∣∣∣∣
2
− log P[si]. (3.20)
The sum of all partial metrics M(i)P yield the overall metric M(s) for a candidate
symbol vector s:
M(s) =
MT∑
i=1
M(i)P (s) (3.21)
The problem of the lattice search becomes obvious by visualizing the combinato-
rial 2Q-ary demapping tree as depicted for MT = 3 and Q = 1 in Figure 3.5. Each level
in the tree corresponds to a single transmit antenna, starting with antenna i = MT be-
low the root node and ending with antenna i = 1 at the leaf nodes. Each node of
such a tree is a scalar symbol candidate si ∈ O for antenna i. Therefore, any path
from the root to a node on level i corresponds to a partial candidate symbol vec-
tor s(i) = [si, . . . , sMT ]
T with s(1) = s and the corresponding partial vector mapping
s(i) = M(x(i) = [xi,∗, . . . , xMT,∗]). The root of the tree corresponds to an empty vector.
Within this combinatorial tree, no efficient search is possible since each partial
metricM(i)P for antenna i depends on the symbols of all (other) antennas. For instance,
all symbols on the blue path in Figure 3.5 affect all metrics M(1,...,3)P . Therefore, an
ordered traversal of the combinatorial tree is not possible leaving only the option to
compute all 2QMT possible metrics M(s). This is impractical for implementations in
particular for high-order modulations.
A solution to this problem has been proposed in [53] by using a QR decomposi-
tion (QRD) of the matrix H as a preprocessing step. This allows to transform (3.20)
such that an ordered tree traversal is possible. The QR decomposition generates two
matrices Q ∈ CMR×MT and R ∈ CMT×MT being an upper triangular matrix with
QR = H
QHQ = I (3.22)
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Figure 3.5: Tree search example for a BPSK modulation (Q = 1) with MT = 3. Met-
ricsM(i)P can only be considered as edge weights with QRD preprocess-
ing according to (3.23). This also applies to MP(s(i)) and the pruning
based on the sphere radius constraint r2.
exemplary selected path to a leaf node
exemplarily pruned sub tree (only with QRD)
An extension of the basic QR decomposition towards a sorted QRD (SQRD) has been
proposed by [212] which maximizes the diagonal elements Ri,i of R in descending
order from RMT,MT to R1,1. Therefore, the most reliable decisions can be taken near
the root of the weighted tree which is very advantageous for most sphere-decoding
algorithms. Furthermore, a slight modification of the SQRD is proposed in [112] called
MMSE-SQRD, which on the one hand further reduces the tree-search complexity but
on the other hand slightly increases error rates compared to a plain SQRD [167, 172].
Since SQRD-based sphere decoding only differs from plain QRD-based approaches
in terms of the permutation of transmit antennas, the demapping algorithms do not
change. Thus, the plain QRD is used in the following summary of sphere-decoding
algorithms. With a plain QRD decomposition, (3.3) can be transformed to
y˜ = QHy = Rs+QHn (3.23)
Since the matrix R is an upper triangular matrix (ri,j = 0 ∀ i > j), the metric compu-
tations of (3.20) change to
M(i)P =
1
N0
∣∣∣∣∣∣y˜i −
MT∑
j=i
ri,jsj
∣∣∣∣∣∣
2
− log P[si] (3.24)
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making the partial metric M(i)P independent from all antennas j < i. As a result,
the decision tree depicted in Figure 3.5 becomes a weighted tree with non-negative
weights M(i)P for each edge. Each weight M(i)P only depends on the path towards
the child node si. In order to mark this change, the partial metric for antenna i is be
denoted by
MP(si) :=M(i)P (3.25)
for the remainder of this work althoughMP(si) still also depends on the decisions on
upper tree levels for sj, i < j ≤ MT. Furthermore, partial metrics for a partial symbol
vector s(i) can be defined by summing up all partial metrics MP(si) along a path in
the tree:
MP(s(i)) =
MT∑
j=i
MP(si) (3.26)
MP(s) = MP(s(1)) (3.27)
This transformation enables efficient branch-and-bound algorithms by applying
a constant or varying maximum metric constraint r2. If the sum MP(s(i)) of partial
metrics along a path is larger than such a constraint, every node in the subtree does
not need to be investigated since any leaf metric M(s) can only be equal or larger
than MP(s(i)). An example for such a pruned subtree is visualized in Figure 3.5
by red edges. Since the metrics M are based on Euclidean distances for the ML or
non-iterative cases, r corresponds to the radius of a hypersphere in the received signal
vector space. This analogy is the reason for defining r2 as sphere constraint and naming
this MIMO demapping principle sphere decoding [190].
By the formulation of the MIMO demapping problem as an optimization problem
based on a weighted tree, various tree traversal approaches can be considered. Well
known examples from computer science are depth-first and breadth-first traversals.
An overview of realizations of traversal strategies and their implications for sphere
decoding will be given in Section 3.5.2. In the case of a depth-first search, descending
first into those branches which have the lowest metricMP(si) leads to heuristics with
a very low average tree-search complexity. For breadth-first traversals, it is required
to find a subset of nodes with the minimum metrics MP(si) for a specific tree level
leading to a fixed but higher best-case tree-search complexity.
Therefore, an ordering of the candidates for child nodes si ∈ O of a parent node
si+1 is required independently of a specific tree-traversal strategy. This ordering prob-
lem is called enumeration in the context of sphere decoding. Strategies for efficient
enumerations are described in Section 3.5.3.
The enumeration process and the tree-traversal contribute considerably to the
complexity and the algorithmic performance (e.g. FER) of a specific SD algorithm.
Thus, the various SD algorithms allow for specific trade-offs.
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A common algorithmic complexity measure for a sphere-decoding algorithm is
the number of tree nodes which the algorithm needs to examine in order to find
the required minimum metric MP(s). The metric computations are the major nu-
merical effort. Thus, the number of these computations is generally a valid measure
to compare different SD algorithms on the algorithmic level. However, the many
known SD algorithms vary significantly and exhibit very different properties in terms
of control flow dependencies and memory requirements. Therefore, this algorithmic
complexity measure needs to be handled with care since relevant measures can only
be given by architectural efficiencies of VLSI implementations. Furthermore, the defi-
nition which nodes are counted is very vague in many publications. The term visited
node is commonly used only for nodes inside the sphere constraint r2. However, in
many algorithms it is necessary to examine also nodes outside this constraint, such
as MP(s2) in Figure 3.5. Therefore, in the remainder of this work the term examined
nodes Ne is applied as used in [121, 167] and [198]. It is defined as the number of
nodes that are checked against the constraint in a single iteration, thus it includes
all required metric computations. For iterative demapping/decoding, the cumulated
number of examined nodes Ne,cum characterizes the complete demapping complexity
for I iterations:
Ne,cum =
I∑
q=1
Ne(iteration q) (3.28)
3.5.2 Tree Traversal Strategies
A problem of the tree search formulation of the MIMO demapping problem is the
worst-case complexity of order O
(
2MTQ
)
. This is a problem already with 4× 4 16-
QAM systems and becomes more serious with higher modulation orders or more
antennas. Therefore, various SD algorithms have been proposed in literature in order
to reduce both the average and the worst-case complexity. Depending on the demap-
ping algorithm, the complexity reduction is traded against a certain FER performance
reduction. Three general approaches of these complexity optimizations can be dis-
tinguished: Depth-first, breadth-first and best-first tree traversals. While breadth-first
algorithms mostly target a constant detection runtime, best-first and depth-first ap-
proaches have a variable detection runtime. The following sections give an overview
for the most prominent SD algorithms of these categories.
3.5.2.1 Depth-First Sphere Decoding
In general, depth-first searches are variable runtime SD algorithms. Depth-first ap-
proaches descend directly to a leaf by selecting the most promising branch on each
level. The search continues on a tree level with further less promising branches until
no branch fulfills the sphere constraint any more. In this case, the search returns to
the next higher tree level and continues as long as the sphere constraint is fulfilled.
This approach can be interpreted as descending into local minima ofMP(si) first and
continuing with worse MP(si) on a tree level i until the global minimum is found.
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This depth-first traversal strategy imposes control flow and data flow dependencies
which typically lead to sequential algorithm implementations. These approaches ben-
efit very much from good channel conditions by requiring a very low Ne and thus
provide a high energy efficiency in this situation. However, the hardware needs to be
dimensioned for sufficient and deterministic performance under worse channel condi-
tions. Therefore, many algorithms provide various approaches to impose constraints
on the tree search to limit the maximum Ne at the cost of a certain FER degradation.
These approaches provide in general FERs near to the ML, MAP or max-log solutions
as well as an acceptable average Ne and very low Ne for high SNRs.
The mathematical basics for the lattice search employed in SD algorithms have
been proposed by Pohst and Fincke in [53,142]. The tree pruning has been optimized
by Schnorr and Euchner in [156] by defining a search order for the child nodes on level
i by the ascending metrics MP(si) of the candidates si ∈ O. Furthermore, the sphere
constraint r2 is updated in [156] each time a leaf node with MP(s) < r2 is reached.
Therefore, the radius is shrinking and significantly reduces the search complexity
without sacrificing the ML optimality. This algorithm has been transferred to wireless
communication and MIMO demapping in [35, 190]. An architecture realizing hard-
output detection has been proposed in [24].
The theoretical extensions to soft-input soft-output demapping have been pub-
lished in [70]. For an approximation of the max-log solution in (3.16) the authors
propose an approach called list sphere decoding (LSD). It is based on a depth-first
search creating and maintaining a fixed-length list of candidate leaf nodes that are
used as approximation for the sets S (+1)i,b and S
(−1)
i,b for the minimum terms in (3.16).
Though most depth-first implementations are sequential, LSD allows a certain degree
of parallelization as proposed as vectorized LSD (VLSD) in [122]. Due to the approx-
imation of S (±1)i,b , the LSD algorithm can miss up to all candidate vectors required to
compute a certain LEi,b, particularly for short list length. Therefore, LSD provides a
trade-off between FER performance and (still variable) complexity at relatively high
costs in terms of error-rate degradation. Recently, an extension of LSD called tuple
search has been proposed in order to overcome these issues [123,162] and realized as
architecture in [4].
An alternative approach for a depth-first based soft-output demapper being able
to compute max-log optimal a posteriori LLRs has been proposed and realized as VLSI
architecture in [167]. This algorithm computes the metrics required to determine all
LEi,b in a single tree search (STS). For this purpose, it does not maintain a list of can-
didate symbol vectors throughout the search but a dedicated radius for each LEi,b.
The tree search constraint is simply the maximum of those radii. By this approach,
max-log optimality can be guaranteed at a reasonably low average Ne. Furthermore,
trade-offs between complexity and FER can be steered by a parameter between max-
log optimality at highest Ne and ML optimality at the lowest Ne. Therefore, these
algorithms can very well adapt the computational effort to SNR variations which is
very important for energy efficient receiver implementations. This STS SD algorithm
has been extended in [172] towards an efficient max-log optimal soft-input soft-out-
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put detection overcoming the limitations of the original SISO LSD algorithm. This
algorithm is described in detail in Section 3.5.4. The first VLSI implementation for
this SISO STS SD algorithm has been published in [198] and is one of the major con-
tributions of this work presented in Chapter 5.
3.5.2.2 Breadth-First Sphere Decoding
Breadth-first algorithms target a fixed runtime. Instead of descending directly to a
leaf as in the depth-first approach, a breadth-first search processes the tree level by
level starting at the root and finishing at the leaves. During this process, no steps
are made back towards the root. Instead, on each level, a certain subset of available
branches are kept while others are discarded. Therefore, breadth-first approaches
need to take special care not to lose branches containing leaves close to the ML or the
MAP solution or relevant contributions for good approximations of max-log optimal
LLRs. Otherwise, a significant FER degradation can be the cost for the advantage the
fixed runtime has for VLSI implementations. However, breadth-first algorithms are
much better suited for parallelization than depth-first algorithms since the processing
of a single tree layer includes many branches but much less dependencies. This is
a significant advantage over depth-first searches particularly for low SNRs, but the
complexity of breadth-first algorithms is not reduced or adapted at higher SNRs.
The most prominent breadth-first SD algorithm is the K-best algorithm initially
proposed and realized as VLSI architectures in [206, 207]. K-best algorithms keep
a maximum of K partial candidate symbol vectors s(i) on every level i. Therefore,
these algorithms and architectures require special list-maintenance units selecting the
K best candidates per level. Particularly for hard-output SD, very low values for
K are used in VLSI implementations such as [161, 192]. Nevertheless, the proposed
hard-output algorithms and architectures achieve an FER close to the ML solution
at low and constant algorithmic complexity. Extensions of the K-best algorithm for
soft-output LLR generation have been proposed and realized as VLSI architectures
in [30, 63]. These soft-output K-best algorithms tend to require significantly larger
values for K than the hard-output variants.
Fixed-complexity sphere decoders (FSD) initially proposed for ML detection in
[13, 14] are very similar to the K-best approach. FSD targets a more regular control-
flow and data-flow structure than K-best leading to a reduced complexity at a little
degradation in error rate performance. These demappers require a modified prepro-
cessing step which is still similar to SQRD. One of the main differences to K-best SD
is the expansion strategy on each tree level. While K-best requires a (partial) sorting
and selection of the K best candidates among all partial candidate vectors s(i) on tree
level i, the FSD strategy limits this process to the expansion of ni best children s
(i) for
every parent s(i+1). Therefore, FSD has individual expansion degrees for every an-
tenna and selects a sub-tree with
∏MT
i=1 ni symbol vector candidates. Extensions of the
FSD algorithm towards soft-output generation and soft-input processing have been
proposed in [15, 102, 211]. Very similar to the FSD approach is a further breadth-first
ML detector variant named selective spanning with fast enumeration (SSFE), which
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also employs fixed expansion factors ni per antenna [104]. By using low expansion
factors ni, the SSFE algorithm is able to apply a very efficienct simplified enumeration
scheme. Details about this enumeration scheme will be discussed in Section 3.5.3.
3.5.2.3 Best-First Sphere Decoding
The best-first tree-search strategy first presented in [131] leaves the regular traversal
patterns of depth-first and breadth-first strategies. It establishes a list of partial candi-
date vectors which may be located in different sub-trees and on different tree levels. In
each step, the search is continued with the partial vector with the lowest metric. This
“tree-hopping” eliminates the disadvantage of K-best algorithms to miss the ML or
MAP solution or relevant contributions to compute max-log optimal LLRs. However,
it also bears the risk to not reach any leaf while hopping across higher tree levels.
Therefore, a modification of the best-first algorithm extended by a depth-first like
method has been proposed as modified best-first with fast descend (MBF-FD) sphere
decoder in [108], including a very efficient VLSI implementation. It is noticeable that
this architecture supports efficiently up to 8× 8 antennas while most sphere-decoding
implementations are limited to only 4× 4 antenna systems.
3.5.2.4 Which one is the best SD Algorithm?
An unconstrained decision for a best sphere-decoding algorithm cannot be made.
All SD algorithms described above and summarized in Table 3.1 trade complexity
against error rate performance at different degrees, with some being even able to
adjust the trade-off by run-time parameters. Since it is hard to judge the complexity
on the algorithmic level, only hardware implementations can provide a reasonably
objective metric as discussed in Chapter 2. A decision which demapper to employ
in a specific system depends not only on many constraints such as error rates, the
minimum required SNR, area and energy efficiency, latency, flexibility etc. but also on
the underlying implementation strategy (e.g. ASIC, FPGA, ASIP, DSP).
As visible in Table 3.1, no SISO SD hardware implementation has been available
before 2009. A reason is likely to be the complexity which has been prohibitive so far
when approaching max-log optimal LLRs in iterative systems. In order to provide a
hardware implementation for objective efficiency comparisons, a major contribution
of this work is the design of an ASIC architecture for the SISO STS SD algorithm
proposed in [172]. The resulting architecture has been published in 2010 [198]. There-
fore, Section 3.5.4 will briefly introduce the details about SISO STS sphere decoding
whereas the architecture will be introduced in Chapter 5. A further SISO tuple-search
SD architecture is announced for 2011 [4], but not yet available.
An approach for a reasonable efficiency analysis and comparisons among different
SISO MIMO demapper architectures will be introduced in Chapter 7 and discussed
on the basis of prominent SISO architecture implementations. A particular focus will
be put on the analysis of the SD VLSI implementations contributed by this work.
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publications year algorithm LLR support HW
depth-first approaches
[35, 53, 142, 156, 190] 1981–2005 depth first hard output [24]
[70] 2003 LSD SISO –
[167] 2008 STS soft output 
[172] 2010 STS SISO
[198]
(this work)
[122] 2009 VLSD SISO –
[123] 2009–2011 tuple search soft output [4]
[162] 2010 tuple search SISO –
breadth-first approaches
[161, 192, 206, 207] 2001–2009 K-best hard output 
[30, 63] 2006–2007 K-best soft output 
[63] 2006 K-best SISO –
[13, 14] 2006 FSD hard output 
[211] 2006 FSD soft output 
[15, 102] 2008 FSD SISO –
best-first approaches
[131] 2006 best-first hard output –
[108] 2010 MBF-FD soft output 
Table 3.1: Overview of representative sphere-decoding algorithms and implementa-
tions.
3.5.3 Enumeration Strategies
One problem all sphere-decoding algorithms have to solve is the determination of
either an order in which the symbol candidates si ∈ O for an antenna i need to be
processed or which ones are the K or ni best ones. This task is known as enumeration
in the context of sphere decoding. Such an ordering based on the metrics MP(si)
has been first proposed by Schnorr and Euchner for a depth-first ML-detection al-
gorithm [156] and is thus commonly referred to as Schnorr-Euchner (SE) order or
enumeration. The result of the enumeration of the nodes si ∈ O can be described as
an ordered set [
s
(1)
i , . . . , s
(|O|)
i
]
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with
MP(s(k)i ) ≤MP(s(l)i ), k < l. (3.29)
Based on such an enumeration, two pruning metrics Mdownprn,j and Msibl.prn,j can be
defined. Mdownprn,i is used to check whether to descend to a child node si−1 of the parent
node s
(k)
i . Msibl.prn,i is used for the check whether the next sibling s(k+1)i on antenna i is
used to continue the search after the examination of s
(k)
i . In ML-search scenarios with
an ordering according to (3.29), both of these metrics are identically defined by
Mdownprn,i := MP(s(k)i ) +MP(s(i+1)) (3.30)
Msibl.prn,i := MP(s(k)i ) +MP(s(i+1)) (3.31)
with the identical pruning checks
Mdownprn,i > r2 (3.32)
Msibl.prn,i > r2. (3.33)
If the pruning checks (3.32) or (3.33) are successful, the respective part of the tree will
be pruned. The pruning checks and metrics are identical for the ML search with SE
ordering since only a single tree-level-independent radius constraint is used. Different
definitions for the pruning metrics and the pruning criteria (3.32) and (3.33) may be
defined depending on the sphere-decoding algorithm. This is particularly the case for
soft-output algorithms.
For the further discussion, it is advantageous to separate the contributions toMP
defined in (3.24) by those coming from the geometrical channel and constellation
properties labeledMC and those coming from a priori knowledge labeledMA:
MA(si) = − log P[si] (3.34)
MC(si) = 1N0
∣∣∣∣∣∣y˜i −
MT∑
j=i
ri,jsj
∣∣∣∣∣∣
2
(3.35)
MP(si) = MC(si) +MA(si). (3.36)
3.5.3.1 Enumeration without a priori Information
In the case that no a priori information is available, such as in non-iterative soft-output
detectors, theMA contribution is the same for all symbol candidates and can thus be
neglected during the enumeration process. Therefore, only the geometry related con-
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Figure 3.6: Enumeration strategies for channel-based metrics for a 16-QAM constel-
lation. The marker corresponds to an exemplary received symbol zi
as defined in (3.37).
tribution MC needs to be considered for enumeration. By reformulating the channel
based metric defined in (3.35) and neglecting the constant ri,i/N0 as in
zi =
1
ri,i

y˜i − MT∑
j=i+1
ri,jsj

 (3.37)
M′C(si) = |zi − si|2 (3.38)
the enumeration can be visualized in the constellation signal plane. The enumeration
order is then defined by the increasing Euclidean distances in that plane between the
point zi and all constellation points si ∈ O.
Although the computations of all |O| metrics could be parallelized very well in-
cluding relevant mathematical simplifications, computing and especially sorting all
possible metrics M′C to determine the order is very inefficient. Such a brute-force
approach neglects geometrical properties of O which can be efficiently exploited in
order to reduce the number of required metric computations and comparisons. Fur-
thermore, in most cases many si with the highest MC metrics are never examined in
the tree search.
In order to tackle these issues, various enumeration strategies proposed in litera-
ture try to exploit geometrical properties of O in order to limit the number of metric
computations required for the enumeration to Ne. The most prominent MC-based
enumeration strategies are visualized in Figure 3.6. The two of them depicted in
Figure 3.6a and Figure 3.6b split O in subsets for which an enumeration order is pre-
defined in a zig-zag order based on the geometry. Therefore, the number of metric
comparisons for every enumeration step as well as the number of initial metric com-
putations is reduced to the number of subsets. In each further enumeration step, only
a single metric computation is required.
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The approach proposed in [24] utilizes circular subsets as visualized in Figure 3.6a.
The starting point as well as the initial zig-zag direction for each subset can be deter-
mined by simple comparisons of signs and values of Re{zi} and Im{zi}. These initial
computations are further simplified by the rotation symmetry of the subsets which al-
lows a reduction of the initialization problem to a single quadrant of the constellation
diagram.
A very similar approach is proposed in [69] which utilizes more regular column-
wise subsets (Figure 3.6b). Compared to the circular enumeration, this approach re-
quires one more subset for a 16-QAM modulation and one less subset for a 64-QAM
modulation. The initialization of the zig-zag is as simple as for the circular enumera-
tion as the starting row for all columns can be determined by a single quantization of
Im{zi}.
Both zig-zag based approaches require several metric computations and searches
for minimum metrics. Such complex multiplications and compare-select trees cause
relevant area and timing costs in hardware implementations. The zig-zag approaches
are designed to always compute a perfect order of symbol candidates, although the
perfect order of candidates near the enumeration end does usually not have a signifi-
cant impact on the tree-search complexity. Furthermore, some algorithms such as the
FSD or the SSFE only examine a very limited subset of a few best nodes. Therefore,
the enumeration complexity can be seriously reduced when only sorting the first few
symbol candidates.
This is the motivation which led to the bisector-based enumeration proposed in
[104] and which has been further refined in [121] as visualized in Figure 3.6c. The
basic idea is the determination of a local order of two nodes, for instance A and
D in Figure 3.6c, by determining on which side of a bisector (dashed gray lines)
between A and D the symbol zi is located. For this comparison, only very simple
sign checks, comparisons and bit shifts of real or imaginary coordinates are required.
Multiplications are completely eliminated. Furthermore, by symmetries the problem
can always be mapped to the dark triangle indicated in Figure 3.6c. According to [121]
this triangle is already sufficient to enumerate the first three candidates correctly.
Further bisectors are drawn in Figure 3.6c that are required to determine the order of
the first seven candidates. Although the principle is very efficient, it is quite irregular
and requires alternative strategies for enumerating further nodes beyond the limit of
e.g. seven nodes as in the example shown in Figure 3.6c.
3.5.3.2 Enumeration with a priori Information
The presence of a priori information requires the inclusion of non-constant MA(si)
contributions which are independent from the geometrical properties of MC(si).
Therefore, the approaches introduced in Section 3.5.3.1 cannot be used any more
to determine the SE order of MP(si). The computation and sorting of all metrics,
however, is impractical for VLSI implementations.
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1 MP(O(2)) < MP(O(3)) O(2)
2 MP(O(1)) < MP(O(3)) O(1)
3 MP(O(4)) > MP(O(3)) O(3)
MP(O(4)) > MP(O(1)) skipped
MP(O(4)) > MP(O(2)) skipped
4 MP(O(4)) = MP(O(4)) O(4)
Figure 3.7: Example for the hybrid enumeration strategy. O(k) corresponds to the
kth symbol candidate in SE enumeration order.
A practical approach towards an efficient soft-input enumeration called hybrid
enumeration is proposed in [107]. Its basic idea is to replace the enumeration of the set
{MP(s(k)i )} by two concurrent enumerations of the sets {MC(s(k)i )} and {MA(s(k)i )}.
On the one hand, the enumeration of {MC(s(k)i )} is the same as in the case with-
out a priori information, thus allowing to reuse any of the related aforementioned
efficient methods, even in later demapper/decoder iterations. On the other hand,
the enumeration of {MA(s(k)i )} is efficient as well since the metrics MA(s(k)i ) are in-
dependent from any path in the tree. Thus, the linear sorting of the symbol set O
needs to be performed independently only once per antenna. According to [107],
the channel- and a priori-based enumerations independently select candidate symbols
s
(k)
C,i and s
(k)
A,i at each enumeration step k. The hybrid enumeration simply selects the
candidate with the lower metricMP between these two:
s
(k)
i = argmin
s˜∈
{
s
(k)
A,i,s
(k)
C,i
} {MP(s˜)} . (3.39)
As visualized in Figure 3.7, the strict SE order is not preserved, hence (3.29) does
not hold any more. Thus, a modification of the pruning criteria is needed to avoid
the erroneous exclusion of sMAP or the minimum terms required to compute max-log
optimal values LDi,b. With the assumption, that every node is examined at most once,
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the metrics MC(s(k)C,i ) and MA(s(k)A,i) are always the respective minima among all not
yet examined nodes. Therefore, the inequalities
MC(s(k)C,i ) ≤MC(s(k)i ) (3.40)
MA(s(k)A,i) ≤MA(s(k)i ) (3.41)
hold. Thus, an alternative lower bound for the tree pruning metrics can be defined by
(3.42) for k < l:
MC(s(k)C,i ) ≤ MC(s(l)C,i) ≤MC(s(l)i )
MA(s(k)A,i) ≤ MA(s(l)A,i) ≤MA(s(l)i )
MC(s(k)C,i ) +MA(s(k)A,i) ≤ MP(s(l)i ). (3.42)
Hence, in [107] the pruning metric (3.31) for the current tree level i is re-defined as
Msibl.prn,i :=MC(s(k)C,i ) +MA(s(k)A,i) +MP(s(i+1)). (3.43)
Compared with the SE order, pruning metric (3.43) preserves the error-rate per-
formance at the price of a slight increase in Ne. For a more detailed description and
analysis of the hybrid-enumeration algorithm, the reader is referred to [107].
3.5.4 Soft-Input Soft-Output Single Tree-Search Sphere Decoding
The generation of max-log optimal LLRs LDi,b or L
E
i,b according to (3.16) could be real-
ized as QMT pairs of tree searches, with each search computing a minimum argument
of (3.16) on a partial tree constrained to xi,b = ±1. However, this approach would tra-
verse many tree nodes multiple times and thus cause a high complexity overhead.
A more efficient alternative called single tree-search (STS) sphere decoding has
been proposed in [172]. This approach uses a single tree search with a sophisticated
pruning mechanism instead of multiple tree-searches with a single sphere constraint.
During the single tree search, the MAP solution sMAP and its MTQ counter-hypothesis
vectors sMAPi,b for bit positions b on antenna i are computed successively by
sMAPi,b = argmin
s∈OMT∧xi,b 6=xMAPi,b
{MP(s)} (3.44)
and the MAP metric
λMAP =MP(sMAP). (3.45)
The bits associated with the MAP solution sMAP are denoted by xMAPi,b for bit b on
antenna i. The counter-hypothesis metrics are not used directly but as extrinsic metrics
such that later on extrinsic LLRs can be easily computed and easily limited during
68 Chapter 3. Demapping Algorithms for Iterative MIMO Reception
the tree search. Therefore, extrinsic counter-hypothesis metrics ΛMAPi,b and the com-
putation of extrinsic LLRs are defined by
Λ
MAP
i,b = MP(sMAPi,b )− LAi,bxMAPi,b (3.46)
λMAPi,b = MP(sMAPi,b ) (3.47)
LEi,b =
(
Λ
MAP
i,b − λMAP
)
xMAPi,b . (3.48)
The MAP solution as well as the counter-hypothesis metrics are updated successively.
The corresponding variables are denoted by xMAP,curi,b , λ
MAP,cur
i,b and Λ
MAP,cur
i,b . These
metric computations dominate the detection complexity.
For STS SD, the pruning of sub-trees lying outside a hypersphere with a radius
not improving any current counter-hypothesis metric λMAP,curi,b provides a heuristic
for complexity reduction. In order to achieve a most tight shrinking sphere con-
straint during the STS run, the pruning checks (3.32) and (3.33) are redefined based
on counter-hypothesis metrics:
Mdownprn,j ≥ max
{
λMAP,curi,b
∣∣∣ i < j ∨ xi,b 6= xMAP,curi,b , ∀b} (3.49)
Msibl.prn,j ≥ max
{
λMAP,curi,b
∣∣∣ i ≤ j ∨ xi,b 6= xMAP,curi,b , ∀b}. (3.50)
If (3.49) holds, the current node and its sub-tree are pruned, otherwise a step down
is performed in the tree. If (3.50) holds, the enumeration on level j stops, otherwise
the sibling of the current node is enumerated. The arguments of the max operators
in (3.49) and (3.50) are the sets A and B respectively defined in [167]. Please note
that for the case that the hybrid enumeration principle is applied Msibl.prn,j needs to be
redefined by (3.43).
If a leaf node withMP(s) ≥ λMAP,cur is not pruned by (3.49) or (3.50), the extrinsic
counter-hypothesis metrics need to be updated according to
Λ
MAP,cur
i,b = min
{
Λ
MAP,cur
i,b ,MP(s)− LAi,bxMAP,curi,b
}
∀ xi,b 6= xMAP,curi,b . (3.51)
Otherwise, ifMP(s) < λMAP,cur, the current leaf becomes the new MAP solution and
the extrinsic counter-hypothesis metrics are updated by
λMAP,old = λMAP (3.52)
λMAP = MP(s) (3.53)
Λ
MAP,cur
i,b = min
{
Λ
MAP,cur
i,b ,λ
MAP,old − LAi,bxMAP,curi,b
}
∀ xMAP,oldi,b 6= xMAP,curi,b . (3.54)
A trade-off between error-rate performance and the computational effort can be
enabled by the definition of an initial radius as for instance for ML demappers. Al-
though this is possible in general by computing initial extrinsic counter-hypothesis
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metrics individually per bit, a better solution that considers subsequent soft-input
channel decoders is the clipping of extrinsic LLRs. This approach limits the allowed
range for LEi,b to a maximum absolute extrinsic value L
E
max:
|LEi,b,clipped| ≤ LEmax. (3.55)
This inequality leads to clipped extrinsic metrics
Λ
MAP
i,b,clipped = max
{
λMAP − LEmax,min
{
λMAP + LEmax,Λ
MAP
i,b
}}
. (3.56)
A detailed derivation of this equation can be found in Appendix A. Please note that
(3.56) is stricter than the min{} function used in [172] where a post-processing step
is used to guarantee |LEi,b,clipped| ≤ LEmax for proper channel decoding. In [172], this
saves 50% of the comparisons required for clipping. Experiments indicate that E[Ne]
differs only marginally between the two clipping methods.
Since the choice of a reasonable LEmax depends on the number of transmit antennas
MT and the noise power spectral density N0, a normalization for L
E
max is proposed
in [172] by introducing the clipping value Γ:
Γ =
N0
MTEs
LEmax. (3.57)
A further method reducing Ne is radius tightening by removing a constant bias
from a priori based metrics. This tightening is included in a hardware-friendly ap-
proximation ofMA(si) for statistically independent symbols as proposed in [172]:
MA(si) = − log P[si] ≈
Q∑
b=1
{
|LAi,b|, if di,b = 1
0, otherwise
(3.58)
with unipolar differential bits
di,b =
1
2
(1− xi,b · sign(LAi,b)). (3.59)
This computation ofMA(si) still guarantees max-log optimal a posteriori LLRs includ-
ing radius tightening.
For a convenient notation in the subsequent chapters, the variable di represents the
equivalent scalar integer representation of the bit vector [di,Q, . . . , di,1]. The mapping
between the bits di,b and xi,b given by (3.59) can further be used to define abbreviations
for the mapping and a priori metric computations based on the variable di,b by
si(di) = M (xi,∗(di)) (3.60)
MA (di) = MA (si(di)) . (3.61)
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3.6 Further Approaches
In addition to the large variety of MMSE-based and sphere-decoding algorithm vari-
ants, several further approaches exist for MIMO demapping. The following para-
graphs give a short overview about popular alternative MIMO demapping algorithms
which provide further trade-offs between algorithmic performance and architectural
properties.
A MIMO demapping approach tightly linked to sphere decoding is the delta-
lattice search approach proposed in [99]. Here, the main goal is the simplification of
soft-input and soft-output processing. This algorithm requires an initial guess of the
ML solution which can be provided by any hard-output demapper approach.
Another approach linked to depth-first sphere decoding is called successive in-
terference cancellation (SIC). It requires a QR preprocessing step and corresponds
to the depth-first tree search down to the very first leaf node. Therefore, SIC and its
variants (such as ordered SIC, OSIC) can be considered as a depth-first search with
Ne ≡ MT [55, 56].
A further preprocessing step is included by algorithms based on a so called lattice
reduction (LR) [158, 160, 208, 215]. The goal is to find an MT × MT transformation
matrix T with |det T | = 1 and complex integer elements Ti,j ∈ CZ. With the help of
this matrix (3.3) can be rewritten as
y = Bs′ + n (3.62)
with B = HT and s′ = T−1s. This approach trades off the complexity of solving the
simplified demapping problem (3.62) against the complexity for finding a suitable
matrix T . So far, only hard-output detectors and extensions for soft-output detec-
tion have been proposed in literature. Recent hardware implementations have been
reported in literature for LR based MIMO detection in [22, 23, 209, 217].
A very different class of SISO MIMO detection algorithms is formed by Markov
chain Monte Carlo demappers [51, 159, 221]. Instead of searching for the best hy-
potheses and counter-hypotheses, these algorithms are based on random-walk strate-
gies and utilize probability density functions derived from the received vector and (if
available) a priori information in order to draw good hypotheses and counter-hypothe-
ses from these distributions. The advantage of this class of algorithms is a constant
runtime and a relatively regular and simple structure very well suited for architec-
tural parallelization. The runtime which is proportional to the number of candidates
drawn from the random distributions can be steered in order to trade-off computa-
tional complexity against error rates. So far, only FPGA implementations have been
reported for this class of algorithms [100,101].
Chapter 4
From Algorithm to Architecture: An
Integrative MIMO Simulation Testbed
Targets of this work are the development of architectures for soft-input soft-output
sphere-decoding algorithms as well as trade-off analyses between flexibility and vari-
ous efficiency metrics. Since the design, exploration and analysis of demapper archi-
tectures is only a part of a larger project targeting the whole transmitter, channel and
receiver chain, this work is integrated into a cross-disciplinary team of algorithm and
architecture experts. Bridging the gap between pure algorithmic development and
architectures requires the consideration of several design flow aspects: Significant dif-
ferences between algorithm and architecture development are the abstraction levels
of implementation and verification as well as the different focus of the implementa-
tion effort. Examples for the differences of abstraction levels are the implementation
languages (e.g. C or Matlab vs. VHDL or Verilog), number formats (floating point
vs. fixed point) or verification targets (e.g. error rates vs. cycle and bit-true signal
traces). Furthermore, algorithmic implementations tends to focus traditionally more
on error rates while hardware implementations focus on area and energy efficiencies.
Requirements for a design flow integrating both algorithmic and architectural devel-
opment are discussed in Section 4.1 followed by simulation and verification aspects
in Section 4.2.
In order to cope with the challenges of a cross-disciplinary task, a dedicated
MIMO simulation testbed has been realized to bridge the algorithmic and the archi-
tectural worlds. It has been proven to be an essential prerequisite for the architecture
developments and the analyses this work focuses on. Particularly, the enumeration
strategy for soft-input demapping developed by C. H. Liao in [107] and summarized
in Section 3.5.3.2 is a result of this integrative approach and an essential step towards
SISO demapper architectures. Therefore, a short overview of this testbed are given in
Section 4.3.
4.1 General Design Flow Considerations
The design steps required to realize a signal processing task, starting with the algo-
rithm development and ending with a suitable hardware architecture, are visualized
in Figure 4.1. A key point of this design flow are the feedback loops required to re-
vise decisions and optimize both algorithm and architecture to achieve a better result
with respect to the design goals. These design steps are shortly summarized in the
following overview.
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Figure 4.1: Design flow from algorithm down to hardware implementations.
Algorithm development typically starts on the abstraction level of untimed floating-
point descriptions, usually written in programming languages such as
C/C++ or Matlab. The algorithms are developed by experts in the field
of information theory. Estimations about complexity can only be given
on a very coarse grained basis as described in Section 2.1. The focus is
put on algorithmic correctness and a proper algorithm performance such
as error rates.
Fixed-point exploration is required when investigating the algorithm sensitivity to
finite word lengths. Although a fixed-point exploration is already linked
to hardware implementation, it is still tightly coupled with algorithmic
properties. This tight link becomes very obvious when for example inves-
tigating quantization error propagation in recursive implementations or
when word-length issues in case divisions occur. The results of a fixed-
point analysis can lead to feedback requiring revisions on the algorithm
design stage. With a proper fixed-point analysis and the feedback from
architectural estimations, joint algorithmic and architectural trade-off de-
cisions can be made. When approaching the architecture development
and particularly architecture verification, a bit-true algorithmic model is
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required. Furthermore, verification also needs to bridge the gap between
untimed functional algorithm descriptions and cycle-accurate architecture
simulations.
Architecture development is considered in this context as hardware design includ-
ing firmware in the case of programmable architectures such as ASIPs.
During architecture design, very important information about efficien-
cies (e.g. energy efficiency ηE or area efficiency ηA,Θ) can be gained from
the results of the semi-custom design flow. Throughput and area can be
traded against each other depending on the algorithmic structure and the
given constraints. A commonly used design level for semi-custom design
is the register transfer level (RTL) for ASICs (e.g. based on hardware de-
scription languages like VHDL or Verilog) or the processor architecture
design for ASIPs (e.g. based on the language for instruction set architec-
tures, LISA [71, 153]). In the latter case of ASIP design, RTL code can be
generated for instance from synthesizable LISA processor models by the
Synopsys Processor Designer [153,176].
A semi-custom design flow is supported by synthesis tools such as the Synopsys
Design Compiler [176] which generate gate-level netlists from RTL code
for a given CMOS standard-cell library. A gate-level netlist allows rea-
sonable area, timing and power estimations. More precise estimations
can be obtained by a layout. Actual measurements can only be obtained
from a tapeout. Throughout this work, the semi-custom design flow is
employed down to gate-level estimations. It allows the identification of
design issues such as high delays on critical paths due to data and con-
trol-flow dependencies. With simulated or measured timing, area and
power/energy metrics and a proper analysis of the causes of critical ob-
servations, valuable feedback can be given for the architecture design, the
algorithm design and the fixed-point exploration.
Simulation & verification play a very important role for both algorithms and archi-
tectures. Since this work focuses on hardware architectures, the corre-
sponding simulation and verification aspects are separately highlighted
in Figure 4.1. In typical design processes, a significant amount of time
is invested for simulation and verification in order to ensure the correct-
ness of the results obtained from the RTL code, the gate-level synthesis
and the further design steps towards a tapeout. Key challenges are the
generation of proper test cases for a sufficient coverage and the design
of testbenches to steer an architecture into the desired states. Black-box
testing approaches are only able to attach to interfaces while white-box
testing enables the verification of internal states. The latter one provides
a better analysis but requires significantly more effort. While RTL simu-
lations can enable white-box testing and the observation of internal states
at a relatively low speed, the use of FPGA prototypes for black-box tests
can speed up the simulation process significantly.
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One of the most relevant aspects of the discussed flow is the fact that feedback
loops between algorithm and architecture development require a tight interaction be-
tween algorithmic and architectural experts. Additionally to the feedback on algorith-
mic and architectural requirements, simulations dominate the verification process on
all abstraction levels. An approach tightly linking simulations on different abstraction
levels can ease the design flow significantly. This is particularly important in the case
of wireless communication where many components besides the actual focus of de-
velopment play an important role for the system performance (e.g. the dependencies
between demapper and decoder for SISO MIMO demapping/decoding). Therefore,
the following section gives an overview about the considerations that have to be made
when bridging the abstraction levels of this design flow.
4.2 Simulation and Verification Considerations
A single receiver component such as the MIMO demapper cannot be designed with-
out considering the effects of the other components and their settings. This is a result
of mutual dependencies. On the one hand, the demapper component is influenced by
the other components, for instance by the channel model and the transmitter setup.
On the other hand, the demapper influences other components such as the channel
decoder. Therefore, for both the architecture design and the algorithm development,
a simulator modeling the essential effects of a MIMO transmission is essential. Fig-
ure 4.2 visualizes an exemplary setup of transmitter, channel and receiver components
required for a realistic simulation of a MIMO transmission according to the baseband
model discussed in Chapter 3.
4.2.1 Simulation Design and Setup
Depending on whether a simulator should comply with a single standard or enable
a more general investigation of transceiver algorithms and architectures, the required
amount of configurability and the resulting degrees of freedom change significantly.
Particularly in the latter case, which is the relevant one for this work, a high degree
of configurability is required. The simulated scenario is determined by various setup
options for the transmitter, the channel and the receiver and its components. Very
common options are parameters and algorithm selections for channel encoders as well
as decoders, different modulation schemes and antenna setups, various channel mod-
els, etc. Thus, fixed settings on the transmitter side and the receiver side need to be
matched in such a physical-layer simulator unless higher protocol layers are included
in the simulation in order to use in-band control channels for the synchronization of
the transmission settings. These scenario settings cause tight dependencies between
transmitter and receiver components in a pure physical-layer simulator. This focus on
the pure physical layer requires a system-wide handling of configuration options but
removes the necessity for the handling and scheduling of configuration transitions in-
side receiver blocks. Simulating different scenarios (e.g. SNRs, channel models, etc.)
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Figure 4.2: Simulation and verification for a demapper for the MIMO physical layer.
and setups (channel codes, modulation, etc.) then requires several simulation runs
and a data aggregation step for the analysis.
Functional blocks like the channel estimation, the channel model and the data
source may require internal states in order to track for instance random generator
states or the channel state. Therefore, a pure functional implementation is not rea-
sonable for most of the blocks. Data-driven approaches such as followed by Synopsys
System Studio and Synopsys SPW [176] or Simulink [182] are better suited. These
approaches support a separation of the data processing inside the functional blocks
and the scheduling required for serving these blocks with data, typically aggregated
to chunks of a size preferred by a block. This concept implies that transmitter and re-
ceiver blocks are simulated quasi concurrently, i.e. several data chunks are processed
in a pipeline-like manner in the various blocks of the transmitter, channel or receiver.
Although a data-driven approach already links to the data processing of a transceiver
architecture, this approach typically results in an untimed pure functional algorithmic
simulation. For a more hardware-centric approach, system-simulation concepts as re-
alized e.g. by SystemC [135] can provide various abstraction levels between functional
simulation with timing estimations down to cycle-accurate system simulation.
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4.2.2 Simulation Analysis
In a simulator for wireless communications, the simulation result of a single setup/
scenario is usually characterized by error rates (e.g. FER, BER, etc.). Determining these
error rates requires a special data handling in a pipelined data-driven simulation.
Therefore, the analysis unit needs to buffer the input data and synchronize it with
the received bit or symbol stream. When iterations between the demapper and the
decoder are included in the receiver, it can be beneficial to calculate error rates also
for intermediate iterations. Hereby, error-rate information can be obtained for all
iteration settings I′ ∈ {1, ..., I} in a single simulation with I iterations.
Aside from error-rate information, further statistical information can be relevant
for the analysis of a single set of parameters. Particularly in the case of MIMO demap-
ping with sphere decoders, their variable runtime depends significantly on the sce-
nario, the transmission parameters and the receiver setup. Therefore, it is essential
to include an analysis facility for tracking statistics such as the number of examined
nodes Ne during a simulation and also separately per iteration I
′.
4.2.3 Architecture Development and Verification
Figure 4.2 shows two different intents of an architecture development and verification
process which is tightly integrated in to the simulation of a wireless transmission. One
aspect is verification by using a bit-true functional simulation as a reference to verify
an architecture by its input/output behavior in a black-box test or by a white-box
test including internal intermediate values and states. The other aspect is co-simu-
lation which feeds back the results from the architectural simulation back into the
algorithmic simulator. The latter approach can be used beneficially to conveniently
characterize an architecture for a certain scenario or setup. Particularly when used
with FPGA prototypes, this approach can speed up the characterization and verifica-
tion significantly.
The integration of verification and co-simulation features into a simulator requires
the integration of probes in the simulator design. These probes need to redirect data
and control information to either dump files in the case of loosely coupled hard-
ware verification or to inter-process communication (IPC) facilities provided by the
simulator host operating system. Hardware simulators or accelerators that are only
available at remote machines can be accessed via network communication. For such
IPC or network links, particularly for FPGA accelerators, communication latencies
can become the dominating factor for simulation speeds. Typical counter-measures
include the aggregation and transfer of larger data chunks at once, for instance whole
code words instead of single symbol vectors in the case of a demapper.
4.3 A MIMO Simulation Testbed
The MIMO simulation testbed utilized in this work has been developed in order to
allow a consistent exploration of MIMO demapper algorithms and architectures. Due
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to the need for the integration of a full transmission setup as described in Section 4.2.1,
a key requirement of this development has been the integration of the algorithmic and
the architectural expertise of several colleagues involved in the MIMO transmission
project. Therefore, a modular and individually configurable simulator was mandatory
in order to provide a platform fulfilling both the needs for consistency and individual
requirements.
Standard specific algorithmic mobile communication simulators are known for
instance for the LTE physical layer [120], the LTE system level [73] or WiMAX [119].
However, each of these approaches targets only a single specific standard and thus
only a subset of scenarios relevant for general MIMO transmission investigations.
Furthermore, more general C++ based libraries dedicated to signal processing are
available, such as IT++ [57] or UMICore [40, 41]. Although these libraries provide
a rich set of standard signal processing functionalities, a testbed dedicated for the
joint algorithm and architecture design for iterative MIMO demapping and decoding
has not been available at the time starting this project. Therefore, a testbed has been
developed with a focus on algorithm/hardware co-design implementing a coherent
MIMO baseband model as introduced in Chapter 3. The following sections give a
short overview about those aspects of the simulator most important for this work.
4.3.1 Overview
The simulation testbed has been realized in Matlab/Simulink. This has been a strate-
gic prerequisite due to the high level of familiarity with Matlab of the development
team and in order to provide a seamless integration of legacy code. However, some
time critical auxiliary and signal processing functions and blocks have been imple-
mented in C/C++ in order to speed up the simulation. The choice of Simulink as
platform for a data-driven simulation included an extra effort in order to implant a
data-driven schedule into the system. The resulting Simulink-based simulator can
provide individual scheduling per functional block with individual data sizes. The
choice of Simulink enables the separation of functional blocks from the wiring and
the schedule. In this framework, an event-driven simulation is available such that the
output generated from incoming data will become visible to the outside of a block in
the subsequent simulation step. Internal states can be handled by the state variables
provided by a Simulink block.
The state handling has become particularly important for those blocks generating
random data, such as the data source or the channel model. Reproducibility is in
general a highly important property in algorithm, software and hardware develop-
ment. It is not only of importance considering multiple runs of the same, unmodified
simulation for debugging, verification or analysis purposes. When altering the sys-
tem implementation by adding random sources or changing the number of random
variables drawn by one block, it is very helpful for debugging and verification pur-
poses if all other random sources are not affected. Thus, all random sources in the
system need to be independent, deterministic and reproducible. Therefore, every
single pseudo-random source in the simulator keeps its private state in order to pro-
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vide fully independent pseudo-random sources. The variation of random sequences
when targeting extensive simulations to generate statistically relevant results can be
achieved by (pseudo-) randomizing the random seeds of the affected blocks for a
specific simulation run.
In the proposed testbed, these seeds and the individual selection of a specific
scenario, transmitter or receiver setup is controlled by a central configuration file:
For instance, dedicated channel models, modulation and antenna configurations as
well as demapper or decoder algorithms can be selected from a modular library of
functional blocks. Dedicated interfaces are defined per receiver task (e.g. demapping
or decoding) in order to allow this kind of exchange and configuration. This approach
enables to use fixed structures for the transmitter, receiver and channel models and the
overall Simulink model. The inner functionality of the single blocks can be changed
independently of each other by changing the corresponding entry in the configuration
file. Hereby, a very reliable and reproducible setup has been established fulfilling the
needs for individual scenarios and setup configurations.
4.3.2 Fixed-point Operations
An important step in the design flow from algorithms down to architectures is the
transition from floating-point arithmetic (usually IEEE 754 double precision, [75])
down to fixed-point arithmetic. Unless template-based approaches are employed as
provided for instance by languages such as C++, the transition requires structural
changes by adapting data types of variables and interfaces. Furthermore, explicit
type conversions are required at all boundaries between floating-point code and fixed-
point code unless the whole simulation is based only on the one or the other data type.
However, these sources of conversion errors and interoperability reduction need to be
avoided in order to to seamlessly join the development of algorithm and architecture
experts.
For these reasons, a C++ library has been implemented for Matlab that allows the
seamless coexistence of floating-point code and fixed-point code. It reuses the IEEE
754 floating-point data type [75] also for storing fixed-point numbers in IEEE 754
representation. Therefore, fixed-point processing can reuse all floating-point arith-
metic functions but requires additional rounding or truncation steps after every arith-
metic operation. For convenience, dedicated arithmetic functions for real and complex
scalar as well as vector/matrix data types are provided. Each of these functions takes
an extra parameter which specifies an identifier for a previously configured fixed-
point setup with the desired word lengths and truncation/rounding modes separately
for input, intermediate and output values. This approach enables an efficient use of
domains with different fixed-point precisions. By using these local identifiers and an
additional global override it is possible to switch between different fixed-point and
floating-point precisions without changing the structure of the algorithmic code. This
further eases the seamless transition to fixed-point precision as well as the exploration
of fixed-point integer/fractional word lengths. As a side effect, the use of these ded-
icated fixed-point functions allows the automatic collection of statistical data on the
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number of additions, multiplications, shifts, comparisons, etc. Therefore, the fixed-
point library introduced here can also be used to support algorithmic complexity
estimations on a reasonably detailed level.
Compared to a native fixed-point implementation, the proposed approach re-
quires extra effort in order to “parse” the IEEE 754 64-bit binary floating-point format
and to reassemble a compliant data word after the truncation process. Therefore,
a slowdown can be expected when comparing with pure integer operations. How-
ever, the experienced slowdown is negligible compared for instance to the use of the
Matlab-internal fixed-point data types. This advantage comes at the cost of limita-
tions: The maximum word length is limited to the 54 bits of the double-precision
floating-point mantissa, thus leaving 27 bits for multiplication operands. However,
this limit should be generally sufficient for regular signal processing tasks featuring
architectures usually operating on word length far below 27 bits. Therefore, also
multiplication results can be represented bit-true using this approach in these cases.
4.3.3 Verification, Co-Simulations and Prototyping
Verification, co-simulation and prototyping requirements are particularly important
for hardware design. In the design flow targeted with this simulation testbed, ver-
ification steps are required on the algorithmic level between different algorithm im-
plementations or between a bit-true algorithm and an architecture implementation.
Input, output and internal probes (indicated in Figure 4.2 by blue circles and dashed
lines) can be realized as a set of library function calls in order to dump reference
data or to recall and verify against reference data. An important aspect is to control
this verification functionality by a global configuration rather than by individually
modifying every probe.
With this verification feature in place, the verification of the input/output behav-
ior of bit-true algorithms versus architectures integrated by co-simulation approaches
can be achieved efficiently without any additional effort assuming the co-simulation
already has been set up properly. The integration of co-simulations, the start-up han-
dling, the communication as well as the shutdown handling have to be realized target
and block specific. However, also co-simulations are configurable and selectable by
the global setup as any other algorithmic realization of a functional block, including
the selection of applications running for instance on a LISA processor. The rele-
vant features for this work mainly include co-simulation of LISA processors with the
Synopsys Processor Debugger [176] and network-connected FPGA prototypes of the
MIMO demapper block.
In order to focus on the coherent digital baseband, these prototyping and co-
simulation features comprise only single digital components such as the demapper
block in this work. The prototyping by means of a fully hardware-based transmission
testbed including RF interfaces and a real channel, such as the MIMO demonstrator
presented in [113, 193], is omitted here in order to focus on the iterative demapping/
decoding problem and for the sake of reproducibility.
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4.3.4 Cluster Simulations
A major challenge in the analysis of complex wireless transmission systems is the
need for extensive Monte-Carlo simulations in order to achieve a statistically relevant
averaging of error rates. Interesting BERs are below 10−5, relevant FERs are around
10−2 and below. As a rule of thumb, at least 100 bit or frame errors need to be
recorded in order to get a reasonably precise average error rate. This in turn requires
the simulation of far beyond 107 bits or 104 frames per single operation point and con-
figuration setup. Thus, the generation of a single FER curve over a certain SNR range
can easily require the simulation of up to a billion of information bits. Therefore,
a multidimensional transmission parameter space with different modulation orders,
numbers of antennas, block lengths, demapper runtime parameters, channel codes,
etc. quickly raises the number of required bits to hundreds of billions of information
bits.
However, Monte-Carlo simulations are highly parallelizable: On the one hand,
simulations for different parameter sets are usually independent from each other
and can thus be run in parallel. On the other hand, a Monte-Carlo simulation for a
specific parameter set averages error rates about many independent pseudo-random
code words, channel realizations, etc. Therefore the simulation time can be reduced
significantly by these two kinds of parallelism. For this reason, the MIMO simula-
tion testbed provides additional scripting facilities in order to automatically generate
thousands of simulation configurations for small chunks of information bits, which
can then be scheduled on a high performance computation cluster such as the Oracle
Grid Engine [136] used in this work. Since the simulation configurations are stored
on a persistent file system, the reproducibility of every single simulation chunk is
guaranteed. Although this kind of parallelism appears to be quite straightforward,
special care needs to be taken for pseudo-random number seeds in order to guar-
antee that every simulation generates different and independent information source
bits, independent different channel realizations, etc. For this reason, the simulation
configurations contain (pseudo-) randomized seeds for every random generator used
in the simulation—which is also relevant for reproducible results.
A further aspect to be considered for cluster simulations are co-simulations and
FPGA-based acceleration. In both cases the maximum parallelism is limited respec-
tively by the number of licenses available for instance for the Synopsys Processor
Debugger and by the maximum number of simulations an FPGA board can serve.
4.3.5 Simulation Analysis
Independently of whether simulations are run sequentially or in a highly parallelized
way, the characterization of receiver components depends on many scenario-depen-
dent parameters (e.g. channel code and rate, channel model, SNR) and component
specific parameters (e.g. the STS SD clipping parameter Γ). Therefore, many thou-
sands of simulations and many billions of simulated bits require an automated anal-
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ysis in order to obtain comprehensive error-rate plots for algorithmic analyses as well
as architectural efficiency plots.
Therefore, the analysis framework is an essential part of the proposed design
flow. It is able to collect and merge the results from cluster simulations. This not
only includes error rates but also characteristics such as the number of examined
nodes required by the demapper or the number of cycles required by a hardware
co-simulation. This enables a joint algorithmic and architectural analysis. However,
an analysis beyond plain SNR-dependent error-rate curves is a highly complex task.
Therefore, the analysis approach implemented by this framework is extensively dis-
cussed in Chapter 7.
4.3.6 Limitations
The simulator shortly summarized in this chapter is dedicated for the investigation
of iterative MIMO demapping and decoding. It realizes a coherent baseband model
of the physical layer for a MIMO transmission and thus idealizes for instance analog
components and neglects timing or frequency synchronization errors. Furthermore,
no dedicated RF effects such as transmitter side impairments [169, 170, 193] nor the
inclusion of real RF air interfaces are considered so far since these topics are wide
research areas on their own. Similarly, no MAC functionality is included. The current
implementation of the configurable Matlab/Simulink model has some further limi-
tations when approaching the co-simulation with not just a single component such
as a demapper or decoder but a hardware simulation consisting of both units. In
such a case, the simulation model needs to be structurally modified since the data
and control handling between the demapper and decoder is currently fixed in the
simulator.
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Chapter 5
A Flexible ASIC for SISO STS Sphere
Decoding
The overview of sphere-decoding algorithms and hardware architectures in Table 3.1
indicates that a wide variety of MIMO demapping architectures is already available.
However, area and energy efficiency as well as flexibility are still serious issues. When
this work started, the feasibility of a SISO sphere-decoding architecture was an open
issue that could be proven by the SISO STS sphere-decoding architecture this chapter
focuses on. For such a SISO architecture, the various architectural and algorithmic
efficiency metrics as well as flexibility can be traded-off against each other in a much
larger parameter space than for soft-output architectures due to the effects of demap-
ping/decoding iterations. In order to prove the feasibility of a SISO sphere-decoding
architecture and to provide a reasonable bound for the trade-off between efficiency
and flexibility, a first mandatory step is the design of a flexible-as-necessary and effi-
cient-as-possible ASIC hardware architecture.
Promising work in the domain of hard-output and non-iterative soft-output depth-
first sphere decoding architectures is published in [24, 167]. Due to the superior er-
ror-rate performance of depth-first algorithms, the single tree-search (STS) approach
proposed in [167] is adopted as tree-traversal strategy for the SISO sphere-decoding
architecture. As a first step towards this SISO architecture, a non-iterative soft-output
architecture competitive with the one published in [167] is designed in a way that
it can be extended in a second step without major structural changes towards the
support of soft-input information. The major challenge of adding SISO capabilities
is the enumeration problem in the presence of a priori information. As discussed in
Section 3.5.3.2, a valuable algorithm proposal for such an enumeration is the hybrid
enumeration approach developed in [107]. Since the SISO sphere-decoding VLSI ar-
chitecture proposed in this chapter has a major focus on soft-input processing and the
efficient implementation of the hybrid enumeration, its recursively defined name is
“Cae2sar, an efficient enumeration soft-input architecture”.
5.1 Overview on Design Principles of Sphere Decoder
VLSI Architectures
The architectural design principles vary very much depending on the underlying
sphere-decoding algorithm, particularly in terms of parallelism and pipelining. The
most significant differences in terms of parallelism can be identified between depth-
first and breadth-first sphere-decoding approaches. Further minor differences be-
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tween published architectures are related to whether the MIMO detection problem is
formulated and implemented with complex numbers or with an equivalent real-val-
ued representation. Other architectural implementation options such as modifying
the norms used for metric computations for the sake of more efficient VLSI imple-
mentations have been explored for instance in [24]. Since the focus of this work is
rather put on the feasibility of a SISO sphere-decoding architecture than on the ulti-
mate optimization of a single VLSI architecture, only the most significant differences
between depth-first and breadth-first architectures are discussed in the following.
In a breadth-first tree search, no dependencies are present between the computa-
tions of tree-node metrics on a single tree level. Therefore, this operation can be paral-
lelized very well as demonstrated in various VLSI implementations [63, 161, 192, 207].
Furthermore, breadth-first approaches have a deterministic runtime which is pro-
portional to the number of tree levels. Therefore, the computation of partial met-
rics MP(si) can be very well pipelined on the basis of a systolic array with one cell
processing one antenna level in a fixed number of cycles. However, the parallelism
is limited to the point where a sorter unit needs to identify the K best candidates
in K-best approaches. This dependency issue is eliminated by the FSD tree-search
approaches leading to more efficient VLSI architectures [14, 211]. The fine grained
parallelism achievable with breadth-first approaches on the levels of tree nodes and
antennas provides a reasonable way to improve the performance of a MIMO detec-
tor. However, the overall area efficiency and energy efficiency is mostly independent
from the parallelism degree since the performance is paid by proportionally addi-
tional area. Furthermore, it can be expected that the high number of computed but
later on discarded nodes imply area and energy-efficiency penalties in breadth-first
approaches.
Depth-first sphere-decoder implementations follow a different approach. Fine-
granular parallelism on a node or antenna level is hardly achievable due to the data
and control-flow dependencies of depth-first tree searches changing tree levels in an
unpredictable way. In this context, the most efficient approach is to sequentially exam-
ine one (tree) node per cycle (ONPC) as proposed in [24] for a hard-output depth-first
VLSI architecture and in [167] for a soft-output STS VLSI architecture. An accept-
able guaranteed worst-case runtime can be achieved by a combination of suitable
constraints set by a simple additional scheduler unit, such as a maximum number of
examined nodes, the sphere constraint r2 and/or the clipping value Γ. Furthermore,
such a scheduler can distribute the received symbol vectors to multiple parallel depth-
first SD units in order to improve the throughput. This is a more coarse-grained level
of parallelism compared to the node-level parallelism applied in K-best implementa-
tions but allows very similar throughput improvements. As for the fine-granular par-
allelism in K-best architectures, significant changes of the area- and energy-efficiency
measures are not expected from this kind of coarse-grained parallelism.
General area and energy-efficiency comparisons between depth-first and breadth-
first architectures are based on literature are very difficult. The reasons for this prob-
lem are inconsistent error rates, channel codes, channel models, etc. used throughout
the publications available. Furthermore, the variable runtime of depth-first MIMO
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detectors is often used in literature comparisons in ways to turn the comparison re-
sult either in one or another direction rarely defining consistent points of operation.
Therefore, such a comparison is skipped at this point. However, an approach for a
fair MIMO detector analysis and comparison is developed and presented in Chap-
ter 7 as a major contribution of this work. Based on this methodology, selected MIMO
detectors will be analyzed and compared.
5.2 Arithmetic and Fixed-Point Implementation Aspects
In order to allow for an efficient hardware implementation, several numerical aspects
(fixed-point representation, value ranges, etc.) and RTL design-style decisions play
an important role. Furthermore, the soft-output base architecture has the purpose to
provide a reasonably efficient basis, but not the utmost optimized base architecture.
Therefore, established concepts are selected such that a well maintainable and reg-
ular architecture can be implemented. Sophisticated implementation considerations
are reserved for the soft-input extensions later introduced in Section 5.4 in order to
prove the feasibility of an efficient depth-first SISO MIMO detector. Furthermore, this
chapter only focuses on the implementation of a single detector instance and its char-
acterization. Aspects of parallel MIMO detector units as described in Section 5.1 are
considered in the analysis in Chapter 7.
Aside from these general aspects, several numerical considerations have to be
taken into account. In the algorithmic domain, the constellation diagram is often
normalized such that E[|si|] = 1 or E[‖s‖] = 1. This however leads to non-rational
real and imaginary parts of the scalar complex constellation points requiring a sig-
nificant amount of fractional bits in fixed-point notation. Multiplications with such
values result in unnecessarily complex hardware. Thus, it is more efficient to define
constellation points on an integer grid, such as
Re{si}, Im{si} ∈


{−7,−5,−3,−1,+1,+3,+5,+7} for 64 QAM
{−3,−1,+1,+3} for 16 QAM
{−1,+1} for QPSK.
(5.1)
This allows to replace multiplications with constellation points by very few simple
add/sub and constant shift operations.
Furthermore, the division by N0 or alternatively the multiplication with the in-
verse of N0 in the computation of MC(si) in (3.35) imposes both complexity (area,
critical path) issues as well as numerical stability issues. However, this division can
be eliminated inside the demapper by scaling all metric and LLR computations by N0
under the assumption that (3.58) is used for the computation of MA(si). As a result,
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data type use
4× 4
QPSK
4× 4
16 QAM
4× 4
64 QAM
2× 2
16 QAM
8× 8
16 QAM
Re{ri,j}, Im{ri,j} 4.7 4.7 4.7 4.7 4.7
Re{y˜i}, Im{y˜i} 5.7 6.7 7.7 6.7 6.7
MP,MC,MA 7.6 9.6 11.6 8.6 10.6
LAi,b, L
E
i,b 7.5 9.5 11.5 8.5 10.5
Table 5.1: Exemplary fixed-point word widths used for the SISO STS SD ASIC. The
notation x.y corresponds to x integer and y fractional bits. In general,
a QAM-order increase of factor four requires one more integer bit for y˜i
per real/imaginary part and two more integer bits for MP(si), MA(si),
MC(si), LAi,b and LEi,b. Doubling MT requires one more integer bit for
MA(si),MC(si), LAi,b and LEi,b.
only the input and output LLR values are scaled by N0. Therefore, the computation
ofMC(si) in (3.35) is changed to
MC(si) =
∣∣∣∣∣∣y˜i −
MT∑
j=i
ri,jsj
∣∣∣∣∣∣
2
(5.2)
and input and output LLRs are redefined by:
LAi,b = N0 L˜
A
i,b (5.3)
LEi,b = N0 L˜
E
i,b (5.4)
LEmax = MTEsΓ (5.5)
with L˜Ai,b and L˜
E
i,b being now the unmodified LLRs as used in Chapter 3. All derived
metrics (MA, MP, LDi,b, etc.) change accordingly. Although this shifts the issue of
division or inverse multiplication outside the sphere decoder, this strategy can be ad-
vantageous for instance in case the channel decoder is insensitive to a general scaling
of LLR values.
Additionally, fixed-point number representations need to be carefully determined.
In order to obtain a reasonably well maintainable RTL design, fixed-point operations
including saturation and rounding or truncation are realized by the means of the
VHDL 2008 standard fixed-float library [17, 76]. On the basis of this library, a set
of fixed-point data types has been defined as given in Table 5.1. The integer and
fractional word widths of these data types are determined empirically by extensive
algorithmic fixed-point simulation such that the BER performance degradation is neg-
ligible.
Fixed-point saturation and rounding has been employed very carefully due to the
major effects on the critical path or on logic optimizations during gate-level synthe-
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sis. Since sphere decoding does not include a high potential of accumulating round-
ing errors opposed to, for instance, infinite impulse response (IIR) filters, no special
rounding of fixed-point multiplication results is applied. Instead, fixed-point mul-
tiplication results are truncated to the result word length. Thus, no extra logic or
change of the critical path is required. Furthermore, saturation is mostly applied at
the end of a combinatorial logic block, thus immediately before storing the result in
a register. Hence, the word widths of intermediate results are extended (compared
to an alternative implementation with saturation) in order to avoid overflows. This
yields a speedup of about 25% at an area increase of 7% compared to saturating each
intermediate result.
5.3 Soft-Output STS Base Architecture
The basis for the feasibility proof of a SISO STS sphere-decoding architecture targeted
in this chapter is a soft-output base architecture adopting established concepts from
the existing reference depth-first implementations published in [24, 167]. The archi-
tecture is designed in a way that the soft-input extensions presented in Section 5.4 can
be applied efficiently. Therefore, the soft-output STS base architecture introduced in
this section slightly differs from the soft-output STS architecture presented in [167].
While enumeration operations, metric computations and counter-hypothesis updates
are executed in a single cycle in [167], the base architecture introduced here utilizes a
slightly different task partitioning and schedule as elaborated in the following section.
5.3.1 Operation Schedule
The soft-output STS base architecture follows the ONPC execution principle as intro-
duced in [167]. Although the throughput is defined by this principle (and the clock
frequency), the tasks required to fully process a single node do not necessarily need
to be executed in the same cycle, for instance if pipelining principles are applied.
The different tasks required to process a tree node can be derived from the observa-
tion that the tree search is composed of three basic control-flow steps as exemplarily
visualized for three transmit antennas in Figure 5.1:
1. Vertical steps: Down from tree level i to i − 1 the first child node s(1)i−1 of a par-
ent node s
(k)
i is enumerated. This requires the identification of the constellation
point s
(1)
i−1 being closest to zi−1 defined by (3.37). In the way zi as well as Re{si}
and Im{si} are defined in (3.37) and (5.1), respectively, this step simply corre-
sponds to the quantization of zi and thus the truncation of the fractional bits of
zi: s
(1)
i−1 = ⌊zi−1⌋ ∨ (1+ i). For s(1)i−1 the metric MP(s(1)i−1) is then computed. The
resulting node s
(1)
i−1 is used to initialize the enumeration on the tree level i − 1.
In Figure 5.1, the nodes s
(1)
1 , s
(1)
2 , s
(1)
3 , s
(1′)
1 and s
(1′)
2 are examples for the results
of vertical enumeration steps.
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Figure 5.1: Example operation schedule for the Cae2sar architecture with MT = 3
concurrent sibling constraint-check units. The marks  and  correspond
to a passed or a failed pruning check, respectively.
2. Horizontal steps: On a tree level i the node s
(k+1)
i is enumerated after enumerating
its sibling node s
(k)
i and its subtree. This category also includes steps back from
a child node si−1 to the next sibling s
(k+1)
i of its parent node s
(k)
i or further
ancestor nodes on antennas i′ > i. In Figure 5.1, the nodes s(2)1 , s
(3)
1 , s
(2)
2 , s
(2)
3 and
s
(2′)
2 are examples for the results of horizontal enumeration steps.
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3. Pruning-criteria checks: For an enumerated node s
(k)
i it is determined if either a
vertical step to the child s
(1)
i−1, a horizontal step to the sibling s
(k+1)
i or a horizontal
step to one of its parents’ siblings s
(l+1)
m , m ≥ i+ 1 has to be performed next.
When determining a reasonable execution schedule for vertical or horizontal enu-
meration and pruning checks, the data and control-flow dependencies between the
tree nodes need to be considered. In the following, it is assumed, that every tasks
listed above requires one cycle each. Thus, a pruning check has to follow the corre-
sponding enumeration step with at least one cycle delay. Similarly, the data depen-
dencies require that the horizontal enumeration on a tree level i follows the vertical
enumeration steps towards level i (or previous horizontal steps on level i) with at least
one cycle delay.
For instance in Figure 5.1, the node s
(2)
3 can be enumerated earliest in cycle t = 2
if s
(1)
3 is enumerated in cycle t = 1. Considering the dependencies on the pruning-
criteria check for s
(1)
3 in an additional cycle, s
(2)
3 could not be enumerated before cycle
t = 3. However, in most cases the next sibling s
(k+1)
i of a node s
(k)
i is needed anyway,
either for jumps back in the tree or for a continuing leaf enumeration. Therefore, it
is advantageous to speculatively enumerate s
(k+1)
i , temporarily neglecting the depth-
first control-flow dependencies caused by the pruning checks of s
(k)
i . The same idea
applies for the dependency between the pruning checks of a parent node s
(k)
i and
the enumeration of its first child node s
(1)
i−1. Hence, both s
(2)
3 and s
(1)
2 can already be
enumerated in cycle t = 2 while the pruning check of s
(1)
3 is performed concurrently.
This concurrent execution of the pruning-criteria checks for s
(k)
i , the vertical enu-
meration of its first child node s
(1)
i−1 and its next sibling s
(k+1)
i allows a quasi pipelined
operation schedule with a throughput of one node per cycle. If a pruning check fails,
the child and next sibling nodes are discarded. Such a failed check does not cause any
delay or stall since the next siblings of all ancestor nodes have already been computed
and can be used for the tree-search continuation in the subsequent cycle. An example
for this situation is the failing pruning check for s
(2)
1 in cycle t = 5 in Figure 5.1. The
next ancestor siblings s
(2)
2 and s
(2)
3 have already been computed in the previous cycles
t = 3 and t = 2, respectively.
The use of a single pruning-check unit (instead of the MT + 1 units depicted in
Figure 5.1) only allows the check of s
(2)
1 in cycle t = 5. For this setup, further prun-
ing checks, for instance of s
(2)
2 and s
(2)
3 require one or more extra cycles until a node
for the tree-search continuation is found. In the given example, a continuation by
enumerating s
(1′)
2 could not be achieved before cycle t = 8. Such delays reduce the
achievable throughput significantly since they occur frequently with reasonably tight
clipping constraints or good channel conditions. Therefore, it is advisable to reduce
these delays caused by failed pruning checks to a minimum. A solution to this prob-
lem is the instantiation of parallel pruning checks, one for each antenna level. By
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this approach, the nodes s
(2)
1 , s
(2)
2 and s
(2)
3 can be checked concurrently in cycle t = 5
allowing an immediate tree-search continuation with the enumeration of s
(1′)
2 in cycle
t = 6. The node s
(3)
1 computed in cycle t = 5 by the horizontal enumeration step is
discarded.
This schedule thus allows a tree-search execution following the ONPC principle
including a quasi-pipelined execution of the three basic steps of vertical enumeration,
horizontal enumeration and pruning checks. Particularly, the MT concurrent prun-
ing checks of all siblings of all ancestor nodes allow efficient jumps back to higher
tree levels. Therefore, the minimum number of cycles required to process a received
symbol vector is MT+ 1 cycles with this schedule. A sophisticated implementation of
these concurrent pruning checks is discussed in Section 5.3.4.
5.3.2 Soft-Output Base Architecture
The base architecture derived from the schedule defined in Section 5.3.1 is depicted
in Figure 5.2. The input values, namely the triangular matrix R, the preprocessed
received symbol vector y˜ and the LLR clipping constraint LEmax, are buffered in a set
of input registers as indicated by the block ①.
The vertical enumeration steps are realized by the unit marked by ②, the horizon-
tal enumeration steps are implemented in block ③. Due to the schedule, the vertical
enumeration unit is running on tree level i while the horizontal enumeration unit is
running on tree level i+ 1. When the horizontal enumeration is operating on antenna
i+ 1 = 1, the vertical enumeration unit is disabled. Inside the enumeration units, the
demapping operation D(si) is realized by simple programmable lookup tables in or-
der to allow for a configurable bit-symbol mapping. Both outputs of the enumeration
units are registered. In the case of the horizontal enumeration unit, the output regis-
ters ⑥ realize a cache to store the preferred next siblings of all ancestor nodes since
they may be needed not necessarily in the following one but several cycles later (e.g.
nodes s
(2)
3 or s
(2)
2 in Figure 5.1). Further implementation details of these enumeration
units are detailed in Section 5.3.3.
In every cycle, the tree-search control unit ⑦ selects either a result from the vertical
enumeration or the horizontal enumeration unit. The selected node is then extended
in the unit ⑤ to a partial symbol vector s(i+1), its bit representation x(i+1) and its
metricMP(s(i)) recursively computed according to (3.26). These values are then used
in the unit ④ for the pruning checks according to (3.49) and (3.50) as well as for
the constraint updates of λMAP and ΛMAPi,b,clipped, including the functionality for LLR
clipping according to the (3.56). The result of the pruning checks is directly used as
(unregistered) input for the tree traversal control.
5.3.3 Enumeration Units
According to the distinction of vertical and horizontal enumeration steps, two enu-
meration units are present as indicated in Figure 5.2. The vertical enumeration unit
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Figure 5.2: Overview of the soft-output base architecture. The vertical enumeration
unit ② is operating on antenna i while the horizontal enumeration unit
③ and the pruning checks and constraint updates in unit ④ are running
on antenna i+ 1.
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implements a modified version of (3.37) in order to avoid the division by ri,i ∈ R.
Therefore, the value z′i is computed according to
z′i = y˜i −
MT∑
j=i+1
ri,jsj. (5.6)
Based on z′i, the closest QAM constellation point s
(1)
i can be determined by solving
s
(1)
i = argmin
sj∈O
{∣∣z′i − ri,isj∣∣2} (5.7)
separately for the real and imaginary parts of z′i. Due to the limitation of Re{sj} and
Im{sj} to the set of discrete integer values as defined in (5.1), Re{sj} and Im{sj} each
can be determined by a simple sign comparison and further 12 log2 |O| comparisons
with integer multiples of ri,i [184]. Those multiples of ri,i can be computed by simple
shift and add operations. On the one hand, the comparison results yield log2 |O| bits
of the binary representation of si with the least significant bits of both Re{sj} and
Im{sj} fixed to 1 by the definition in (5.1). On the other hand, these comparisons
also yield the initial direction for the column-wise zig-zag enumeration, which is
later used in the horizontal enumeration unit. Effectively, this implementation of the
vertical enumeration step is similar to a division by ri,i and a subsequent truncation
with the important difference, that only constant bit shifts are required compared to
a generalized division implementation.
The enumeration schemes available for the horizontal enumeration unit are in-
troduced in Section 3.5.3.1. Since the goal of the base architecture is a well main-
tainable and regular structure rather than an ultimately optimized component, the
column-wise zig-zag enumeration scheme first published in [69] has been chosen.
The column-wise structure can be mapped to a hardware implementation as exem-
plarily visualized for a 16-QAM constellation in Figure 5.3a. Each column maintains
its local zig-zag state (current row and direction) per tree level in the registers labeled
“ZZ” and computes the metric for the column’s current node. The initializations of
all zig-zag states on one tree level are identical since only the imaginary part of z′i
determines the zig-zag order. The minimum of the resulting
√|O| metrics is then
selected in a compare-select tree yielding the next node for the horizontal enumera-
tion on the current tree level. Since the zig-zag states and the corresponding finite
state machines (FSMs) contribute a negligible complexity, the main complexity for the
horizontal enumeration unit is contributed by the metric computation units and the
minimum search among the columns.
However, the number of metric computations can be significantly reduced, par-
ticularly for higher modulation orders. In the first horizontal enumeration step, the
next node can only originate from the two columns being closest to z′i (columns C
and D in Figure 5.3b). Therefore, the first horizontal enumeration step only requires
two metric computations. Since only a single node is enumerated in each cycle, only
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Figure 5.3: Enumeration unit for horizontal enumeration steps with a 16-QAM ex-
ample. The marker corresponds to an exemplary received symbol zi.
the zig-zag state and thus the metric of a single column needs to be updated in every
subsequent horizontal enumeration step. All other metrics of unaffected columns can
be cached in dedicated metric cache registers as indicated in Figure 5.3b. In order to
initialize these metric cache registers properly and early enough, the second metric
computation unit already used in the first step is reused. This initialization follows a
horizontal zig-zag manner. In Figure 5.3b, the cache registers for columns C and D are
initialized in the first enumeration step while the cache registers for columns B and A
are initialized in the subsequent two horizontal enumeration steps. With this concept,
the number of metric computation units can be reduced from
√|O| to just two at the
costs of an extra but simple state machine and cache registers keeping the metrics.
For a 64-QAM constellation, this yields approximately 30% silicon area savings for
the horizontal enumeration unit at no timing penalty for the overall architecture.
5.3.4 Pruning Check Unit
The pruning checks (3.49) and (3.50) provide various implementation options to the
hardware designer. A first option is the literal implementation of the max operator
which results in a compare-select tree with a proper masking of the relevant λMAPi,b
entries. Such a compare-select tree consisting of QMT − 1 comparators implies a
significant signal propagation delay. A faster alternative can be achieved by compar-
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ing all QMT values λ
MAP
i,b concurrently against the pruning metric and by masking
and combining the single-bit results. This comes at the costs of an extra comparator
but saves a significant amount of multiplexers, besides reducing the compare-select
depth of the from ⌈log2(QMT)⌉ to 1. This flattened comparator structure is visualized
in Figure 5.4a.
While the flattening is advantageous if only a single pruning check needs to be
implemented in hardware, it becomes costly if further parallel pruning checks need
to be performed. In the case of the Cae2sar architecture which allows jumps back in
the tree across multiple tree levels, in total MT + 1 concurrent pruning checks need
to be implemented. On the one hand, the vertical pruning criterion (3.49) needs to be
checked for the current antenna i. On the other hand the horizontal pruning criterion
(3.50) needs to be checked against the pruning metrics Msibl.prn, j for all antennas j ≥ i
concurrently in order to allow jumps back in the tree across multiple tree levels. The
fully flattened approach would therefore result in QMT(MT + 1) comparators, hence
120 comparators for a 4× 4 64-QAM demapper.
The number of comparators can be significantly reduced by the observation, that
parts of the maximum computations and the masking by the condition xi,b 6= xMAP,curi,b
can be shared among the different pruning checks. In principle, every pruning check
on tree level i requires an unmasked maximum computation of λMAPj,b for antennas
j < i or j ≤ i and a maximum selection masked by xi,b 6= xMAP,curi,b for antennas j ≥ i or
j > i. Therefore, masked and unmasked maximum selection of λMAPj,b can be realized
separately per antenna with a hardware complexity independent from the number of
concurrent pruning checks. Per pruning check of Mdownprn,i or Msibl.prn,j≥i only MT extra
comparators and a simple bit masking and combining logic are then required. The
resulting hardware unit is depicted in Figure 5.4b. By this approach, ony 2(Q− 1)MT
compare-select units are required plus MT(MT + 1) concurrently operating compara-
tors. For a 4 × 4 antenna configuration with a 64-QAM modulation this results in
40 compare-select units and 20 comparators and thus reduces the complexity of the
pruning check unit approximately by 50% compared with the fully flattened imple-
mentation in Figure 5.4a. The timing of the constraint check logic gets slightly worse
compared to the flattened implementation but does not affect the critical path of the
architecture.
5.4 Soft-Input Architecture Extensions
On the basis of the non-iterative soft-output architecture introduced in Section 5.3, the
Cae2sar architecture is derived with full support for soft-input processing in iterative
demapper/decoder systems. The main challenge of soft-input support is the problem
that a priori information needs to be considered during the enumeration process in
order to determine the SE order. As elaborated in Section 3.5.3.2, the computation
of a perfect SE order would not allow the reuse of existing efficient geometry-based
enumeration schemes such as the column-wise enumeration of the base architecture
depicted in Figure 5.3b. Furthermore, a perfect order would require the computation
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Figure 5.4: Pruning check unit a 4× 4 16-QAM example. For a cleaner visualization
and since λMAPi,b and Λ
MAP
i,b are identical for the soft-output architecture,
the transformation from λMAPi,b to Λ
MAP
i,b is omitted.
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and sorting of all 2Q metrics of a constellation diagram even if only a very small subset
of constellation points needs to be investigated during the tree search. Therefore,
such an approach would result in a very large, slow and energy inefficient hardware
implementation.
A very elegant solution to this problem is the hybrid enumeration proposed
in [107]. On the one hand, it has the advantage, that existing geometry-based enu-
meration schemes such as the column-wise zig-zag can be reused. On the other hand,
most of the additional soft-input functionality can be very well separated into a priori-
based enumeration units operating concurrently to the existing channel-based enu-
meration units. Therefore, the Cae2sar architecture can be derived from the base archi-
tecture proposed in Section 5.3 by adding a set of functional units without changing
the operation schedule and without major modifications to the overall architecture
structure.
An overview of the architectural changes required to derive the SISO Cae2sar ar-
chitecture from the soft-output base architecture is depicted in Figure 5.5. The overall
structure is almost unchanged, units added are visualized by light green boxes .
The input registers now also store the a priori LLRs LAi,b which are also processed in
the slightly modified pruning-check and constraint-update unit ③ in order to trans-
form λMAPi,b to Λ
MAP
i,b . Other units like the MP-history unit ④, the preferred siblings
cache ⑤ and the tree traversal control ⑥ remain unchanged.
The major changes affect four items: The structure of both the vertical and the
horizontal enumeration units, the tracking of examined nodes, the implementation
of the column-wise channel-based enumeration as well as the implementation of the
added a priori-based enumeration:
1. The major structural difference inside the vertical enumeration unit ① and the
horizontal enumeration unit ② are the two minimum units ⑩. These two min-
imum selectors are a result of the key idea of the hybrid enumeration scheme
which concurrently enumerates a channel-based symbol candidate s
(k)
C,i and an a
priori-based symbol candidate s
(k)
A,i and selects the one with the minimum metric
MP(·). The enumeration units for s(k)C,i remain almost unchanged since the order
of the nodes s
(k)
C,i still depends on y˜ solely. Only the contribution of MA(s(k)C,i )
needs to be added to MC(s(k)C,i ) in order to obtain MP(s(k)C,i ) in both the verti-
cal channel-based enumeration and the horizontal channel-based enumeration
parts.
2. A major issue implied by the hybrid enumeration scheme is the tracking of ex-
amined nodes. In the base architecture, this tracking has been handled locally
in the zig-zag FSMs of the column-wise enumeration. However, the order of the
channel-based enumeration and the a priori-based enumeration differ due to the
hybrid enumeration approach. This leads to nodes already handled for instance
in the channel-based enumeration but not yet handled in the a priori-based enu-
meration. Such nodes would be examined twice during the enumeration process
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Figure 5.5: Overview of the SISO STS Cae2sar architecture. The vertical enumeration
unit ① is operating on antenna i while the horizontal enumeration unit ②
and the pruning checks and metric updates ③ are operating on antenna
i+ 1. Green units ( ) are added for soft-input support.
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unless the states of enumerated nodes are synchronized between the concurrent
enumeration processes. Therefore, the flags of enumerated nodes required any-
way by the a priori-based enumeration is also used for the column-wise enumer-
ation. This set of global flags is maintained in the unit ⑦.
3. As a result of the globally tracked examined nodes, the local zig-zag states pre-
viously present in the column-wise zig-zag implementation are eliminated. In-
stead, each column enumeration performs a minimum search over the distances
between ⌊Im{zi}⌋ (a result of the vertical enumeration step) and the imaginary
part Im{si} of all remaining (not yet enumerated) nodes of that column. The
hardware complexity increases only moderately because the distance computa-
tions are identical for all columns and operate on words of only Q/2+ 1 bits.
4. Units for the a priori-based enumeration need to be added to the vertical enu-
meration unit ① and the horizontal enumeration unit ②. The parts added to
the vertical enumeration unit need to compute the minimum MA(s(1)A,i) which
is always 0 with di = 0 according to (3.58). Therefore, only a mapper M and
the metric computation MC(s(1)A,i) is required with s(1)A,i = M(xi,∗(di = 0)). The
horizontal enumeration steps require a significantly higher hardware implemen-
tation effort since the enumeration of the set
{MA}i = {MA(si)|si ∈ O} (5.8)
suffers from the lack of efficiently exploitable relations among a priori LLRs.
Thus, the only known solution is the full computation and sorting of {MA}i.
Efficient approaches to implement the computation ⑧ and the enumeration ⑨ of
the set {MA}i are elaborated in the following sections.
5.4.1 A Priori Metric Computations
The set {MA}i (unit ⑧ in Figure 5.5) consists of 2Q metricsMA(si). A brute-force im-
plementation of the metric computations according to (3.58) for every symbol si ∈ O
would result in the very high number of 2Q(Q− 1) adders, each one masked by the
condition xi,b 6= sign(LAi,b).
However, an efficient implementation of all possible 2Q sums of Q operands or-
ganized as an adder tree requires only 2Q −Q− 1 2-input adders. This strategy can
be used for the computation of {MA}i by switching the perspective from the symbol
candidates si to the 2
Q different scalar integer representations di of the differential bits
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di,b as defined by (3.59) and by using the di-based mapping and metric definitions of
(3.60) and (3.61):
{MA}i = {MA(di)|0 ≤ di < 2Q} (5.9)
MA(di) =
Q∑
b=1
di,b|LAi,b| (5.10)
xi,b = sign(L
A
i,b)⊕ di,b (5.11)
si = M(xi,∗) (5.12)
By this approach, the computation of the metrics MA(di) can be implemented effi-
ciently in hardware on the basis of the constant differential bits di,b. The set {MA}i
has no remaining dependencies on the symbol mapping. The corresponding symbol
si and its bits xi,b are required only after the sorting operation of the set {MA}i.
Considering the full tree search, MT sets {MA}i, 1 ≤ i ≤ MT need to be computed.
Compared to the channel-based enumeration, these metrics have the major advantage
of being constant throughout the tree search and can thus be computed and stored
at the beginning of the tree search. However, computing all metrics at once before
the tree search starts results in a large metric computation unit or a high additional
latency. Therefore, resource sharing considerations are taken into account. The ONPC
execution principle supports this goal very well. First, the enumeration only operates
on a single antenna. Thus, the metric computation unit can be shared among all
antennas. Second, the depth-first tree-traversal strategy using the hybrid enumeration
scheme requires an ascending order of {MA}i on antenna i, regardless whether the
tree-search temporarily continued on other antennas i′ < i. The first three a priori
enumeration steps on antenna i thus provide metricsMA(d(1,··· ,3)i )with advantageous
properties due to the definition of di according to (5.10). The first element MA(d(1)i )
is always zero with d
(1)
i = 0. Both the second and the third enumeration step can
only yield a priori metrics composed of a single value |LAi,b| since any sum of two or
more non-negative values |LAi,b|, |LAi,c|, b 6= c is larger or equal to any of the addends.
Accordingly, only a single bit di,b is set for these two enumeration steps on antenna i.
Metrics for two bits di,b, di,c, b 6= c set and thus sums of two values |LAi,b|, |LAi,c|, b 6= c
need to be considered only starting from the fourth enumeration step:
MA(d(1)i ) = 0
MA(d(2)i ) = min∀b
{
|LAi,b|
}
MA(d(3)i ) = 2ndmin∀b
{
|LAi,b|
}
MA(d(4)i ) = min∀b 6=c
{
|LAi,b|, |LAi,b|+ |LAi,c|
}
. (5.13)
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The resource sharing can be realized by distributing the computation of {MA}i
into two subsets {MA}L,i and {MA}H,i with the three metrics MA(d(1,··· ,3)i ), which
are enumerated first, included in the subset {MA}L,i:
{MA}L,i = {MA(di)|0 ≤ di ≤ 2Q−1} (5.14)
{MA}H,i = {MA(di)|2Q−1 < di < 2Q} (5.15)
{MA}i = {MA}L,i ∪ {MA}H,i (5.16)
The differences between the metrics in the set {MA}L,i and those in {MA}H,i allow
an efficient implementation since every metricMA(d) ∈ {MA}L,i with 0 < d < 2Q−1
has a corresponding entryMA(d+ 2Q−1) ∈ {MA}H,i with
MA(d+ 2Q−1) =MA(d) + |LAi,Q|. (5.17)
This property allows the use of the same adder structure to compute both the
set {MA}L,i and the set {MA}H,i as exemplarily visualized in Figure 5.6 for a 16-
QAM constellation. To compute the set {MA}L,i, the signal sel is set to 0, for the
set {MA}H,i, the signal sel is set to 1. Therefore, the number of required adders is
reduced from 2Q −Q− 1 to 2Q−1 − 1 by nearly a half for high modulation orders.
With this approach, {MA}L,i can be computed concurrently with the enumeration
of the node s
(1)
A,i with the constant metricMA(d(1)i ) = 0. This guarantees the availabil-
ity of MA(d(2)i ) and MA(d(3)i ) in the following two enumeration steps on antenna
i since {MA}L,i contains all metric values |LAi,b|. The subset {MA}H,i can then be
computed while MA(d(2)i ) is used. Therefore, for an ONPC architecture, no latency
is added for the computation of {MA}i since the subsets {MA}L,i and {MA}H,i can
be computed during the enumeration of s
(1)
A,i and s
(2)
A,i .
The resulting a priori metric computation unit only requires 2Q−1 − 1 adders in-
dependently from MT. Compared with the computation of the full set {MA}i in
a single cycle, this yields adder savings of 36% for a 16-QAM and 45% for a 64-
QAM modulation. Further resource sharing is possible in principle, but the regular
divide-and-conquer principle applied above cannot be extended since the inequal-
ity M < M′, M ∈ {MA}L,i, M′ ∈ {MA}H,i is not fulfilled for all pairs {M, M′},
depending on the magnitude of the a priori LLRs. Thus, all sums of two operands
required in the fourth cycle in order to determine MA(d(4)i ) would be available only
after the fourth cycle by a regular extension of the divide-and-conquer principle to
four subsets. Therefore, further resource sharing leads to a significantly increased
irregularity at diminishing area savings.
5.4.2 A Priori-Based Enumeration
Aside from the the computation of the set {MA}i, the second task of the a priori-based
enumeration is the sorting of {MA}i. Since latency is typically a serious issue for a
runtime-constrained STS MIMO detection an approach has been chosen that does not
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Figure 5.6: Computation of a priori-based metrics MA(di) visualized for a 16-QAM
modulation.
add latency for the sorting of {MA}i. The ONPC principle allows a minimum search
(unit ⑨ in Figure 5.5) over the set {MA}i for the enumeration of the current antenna i,
masked by the enumerated-nodes flags. The resulting binary tree of compare-select
(CS) units is exemplarily visualized in Figure 5.7a. However, this CS tree dominates
the critical path of the Cae2sar architecture already for a 16-QAM modulation.
A solution to this problem is provided by (5.10) as already used for the efficient
simplification of the metric computation problem. The binary masking of the sum
operands by the constant bits di,b as well as |LAi,b| being non-negative can be exploited
to simplify the comparison of selected pairs of metricsMA(di).
A helpful visualization of the situation can be given by a hypercube spanned by
the possible values of the vector [di,Q, · · · , di,1]. Visualizations for the two and three-
dimensional hypercubes corresponding to the sub-vectors [di,2, di,1] and [di,3, di,2, di,1]
are given in Figure 5.8a and Figure 5.8b, respectively. For an n-dimensional sub-vector
d′i = [di,n, · · · , di,1] (5.18)
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*)
0000 0001 0010 0011 0100 0101 0110 0111
[di,Q, ..., di,1]
MA(di) ...
≷ ≷ ≷ ≷
≷ ≷
≷
≷
min {MA(di)}
(a) unoptimized
0000 0001 0010 0011 0100 0101 0110 0111
≷
[di,Q, ..., di,1]
MA(di) ...
*)
≷
≷
min {MA(di)}
(b) optimized for two compare-select levels
Figure 5.7: Minimum-search unit for the a priori-based enumeration for a 16-QAM
example visualized with eight a priori metrics for 0 ≤ d′i ≤ 7. The reg-
isters labeled *) store the examined nodes flags. Control signals for the
checks of already examined nodes are mainly congruent with the data
path and thus omitted for the sake of a clean figure.
every corner of the hypercube corresponds to a specific value of d′i and its correspond-
ing partial non-negative a priori metric
MA(d′i) =
n∑
b=1
di,b|LAi,b|. (5.19)
Every edge of this hypercube corresponds to a single toggling bit, for instance the bit
di,1 when moving from the corner [00] to the corner [01] in Figure 5.8a. This move cor-
responds to a metric increment equal to the non-negative value |LAi,1|, independently
of all other bits di,b or metric contributions |LAi,b|. Therefore, the result of comparisons
of a priori metricsMA(d(k)i ) andMA(d(l)i ) with d(k)i and d(l)i differing in only a single
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Figure 5.8: Visualization of the required comparators for an a priorimetric minimum
search across two and three compare-select levels. Edge weights w are
the differences of the partial metrics MA(d′i) associated with the corre-
sponding corners.
single toggling bit, no comparator required (w ≥ 0)
two identically toggling bits, no comparator required (w ≥ 0)
three identically toggling bits, no comparator required (w ≥ 0)
two differently toggling bits, comparator required (w ≷ 0)
three differently toggling bits, comparator required (w ≷ 0)
bit di,b is known by definition: The larger metric is the one with di,b = 1 or in other
words with xi,b 6= sign(LAi,b). Since the first level of comparators in Figure 5.7a com-
pares pairs of metrics with only di,1 differing, the first level of comparators in the CS
tree can be completely eliminated without any extra logic.
A further level of CS-tree comparators can be eliminated when determining a
local order of 4-tuples of di and metrics MA(di) differing in only two bits, such as
the bits di,1 and di,2 in Figure 5.8a. This ordering of 4-tuples corresponds to the first
two CS tree levels in Figure 5.7a. As for single bit flips, no comparisons are required
for the edges in Figure 5.8a. Furthermore, no comparison is required for the diagonal
between [00] and [11] which corresponds to the non-negative metric difference of
|LAi,1|+ |LAi,2|. This yields the relations
MA([00]) ≤ MA([01]) ≤MA([11])
MA([00]) ≤ MA([10]) ≤MA([11]) (5.20)
and therefore requires no extra logic. The only comparison required to fully deter-
mine the local order inside the 4-tuple is the comparison |LAi,1| ≶ |LAi,2| since the sign
of the metric difference |LAi,1| − |LAi,2| depends on the a priori LLR values. Since this
comparison result is the same for all 2Q−2 4-tuples, such as for the diagonals [001]–
[010] and [101]–[110] in Figure 5.8b, only a single comparator is required in order to
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replace the first two CS-tree levels, independently from the modulation order. The
result of this CS-tree optimization across two CS levels is visualized in Figure 5.7b.
Further analogous optimizations are possible when considering three-dimensional
or higher-dimensional diagonals. When considering three-dimensional diagonals and
hence 8-tuples, the first three levels of the CS tree can be replaced by six concurrent
comparators. These six comparators correspond to the hypercube diagonals marked
in red and orange in Figure 5.8b. As opposed to the comparators inside the CS
tree, these six comparators do not have any dependency among each other or to
intermediate CS results. Therefore, the critical path of the minimum search unit is
significantly shortened and is thus no longer part of the critical path of the whole
architecture.
More levels of CS-comparators can be eliminated but this would result in an un-
economic increase of additional comparators, such as 25 comparators to replace four
CS levels and 90 comparators to replace five CS levels. Furthermore, the critical path
of the architecture would not be affected any more. Therefore, the implementation of
the Cae2sar architecture is using these optimizations across three CS levels. Compared
with a full CS tree, the comparator savings are 53% in total and 50% in the critical
path for a 16-QAM modulation and 79% in total and 33% in the critical path for a
64-QAM modulation.
5.5 Runtime Flexibility
The Cae2sar architecture and the implementations of its functional units have been
discussed so far for a fixed number of antennas and a fixed QAM modulation order.
Due to the regular implementation structures chosen, antenna and modulation orders
can be easily parametrized at design time. However, runtime flexibility is required
when deploying a MIMO demapper in a multi-mode multi-standard receiver.
Since receiver standards and modes do not specify the MIMO detection algorithm,
but only minimum error rates under given SNR constraints, the MIMO detection algo-
rithm is not subject to essential flexibility requirements. For a fixed MIMO detection
algorithm, such as the soft-input soft-output STS algorithm realized by the Cae2sar ar-
chitecture, only three generic parameters need to be adaptable at runtime: The num-
ber of antennas, the QAMmodulation order and the mapping between QAM symbols
and bits. No further functional dependencies to the transmission scheme exist within
the demapper. Throughput or latency constraints can be considered as non-functional
dependencies to modes and standards but are rather related to worst-case operating
conditions than to flexibility issues.
The mapping flexibility is supported by implementing the mappers M and the
demappers D as configurable lookup tables. A flexible MT ≤ MT,max requires a mask-
ing condition for unused values in the pruning-check and constraint-update unit as
well as a few condition checks inside the tree traversal control. The requirements for
a flexible modulation order 2Q ≤ 2Qmax are more wide-spread throughout the archi-
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tecture but similarly implemented by masking unused values and or gating compu-
tational units, such as unused columns in the column-wise enumeration unit.
Therefore, the hardware effort required to provide a multi-mode multi-standard
sphere decoder implementation is negligible with respect to the architectural effi-
ciency. A quantitative comparison between the flexible and non-flexible realizations
of the Cae2sar architecture are given in the following section.
5.6 Gate-Level Synthesis Results
With the a priori enumeration units as well as with the runtime flexibility, the resulting
flexible SISO Cae2sar architecture is well prepared for iterative MIMO demapping/
decoding and is published in [198] as the world’s first SISO STS sphere-decoding
architecture. Still, the question for the costs of the SISO functionality and for the
flexibility needs to be answered. In order to enable this analysis, the RTL code of the
Cae2sar architecture is highly parameterizable on the basis of design-time parameters
for MT,max, Qmax, SISO support and flexibility support.
5.6.1 Area and Timing Analysis
For a large set of these parameters, gate-level syntheses and simulations have been
run with a 90-nm CMOS library.1 Therefore, a large part of the design space of the
Cae2sar architecture is covered, as visualized on the basis of the critical path delay
and the area in Figure 5.9. Please note that area and timing in Figure 5.9 slightly
differ from [198] due to further extensions (flexibility and multi-level pruning checks,
Figure 5.4b) and optimizations (column-wise enumeration, Figure 5.3b).
The results for the non-flexible soft-output base architecture are comparable to the
soft-output STS sphere decoder implementation published in [167]. Since the two base
architectures are similar, they are relatively close in terms of area (70 kGE vs. 57 kGE
in [167]). The timing differs, mainly for two reasons. First, Figure 5.9 shows pre-
layout gate-level synthesis results for a 90-nm technology whereas those in [167] are
post-layout results for a 250-nm technology scaled to 90 nm according to Section 2.2.2.
Second, the architectures differ in their pipeline and enumeration schemes.
The points of the flexible Cae2sar variants are very close to the non-flexible ones,
thus supporting the assumption in Section 5.5 that runtime flexibility does not cause
a relevant penalty in terms of area or clock frequency. For some design points, the
difference manifests in slight area differences, for others in little timing differences.
This varying behavior most likely originates from the heuristics applied by the gate-
level synthesis tools.
The costs of the SISO extensions can be very well identified. By enabling soft-
input processing for the flexible 4× 4 16-QAM soft-output base architecture, the area
increases by 17% from 77.9 kGE to 91.5 kGE, while the clock frequency degrades by
1UMC 90-nm standard cell library, Vdd = 1.0V, typical case, Synopsys Design Compiler 2009.06-SP4,
topographical mode.
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Figure 5.9: Design space covered by the synthesized variants of the Cae2sar architec-
ture. Area and timing gate-level synthesis results for a 90-nm UMC stan-
dard-cell standard-performance library (typical case, Vdd = 1.0V) with
Synopsys Design Compiler 2009.06-SP4 in topographical mode.
28% from 365MHz to 264MHz. For MT,max = 4 and 2
Qmax = 64 the SISO extension
costs about 45% in terms of area and 25% in terms of frequency. Hence, the costs
for soft-input support in terms of area and timing are non-negligible but appear to be
affordable at the prospect of working at lower SNR regimes with iterative systems.
An exemplary break-down of the area costs of the soft-input extensions and the
contributions of the units inside the Cae2sar architecture is depicted in Figure 5.10.
In general, this break-down demonstrates very well that the Cae2sar architecture is
dominated by the units implementing the enumeration process and the unit imple-
menting the pruning checks and soft-output information. When comparing first the
4× 4 16-QAM soft-output area break-down with the 4× 4 16-QAM SISO area break-
down it is visible that most units remain almost constant in size. The unit containing
the enumerated nodes flags is already present in the soft-output base architecture for
the sake of a well maintainable RTL source code. When extended by the soft-input
support, the area of this unit increases significantly by 7.9 kGE due to the additional
5.6. Gate-Level Synthesis Results 107
0 20 40 60 80 100 120 140 160
4× 4
16 QAM
4× 4
16 QAM
SISO
4× 4
64 QAM
SISO
area [kGE]
I/O registers enum.: (de)mapper LUTs
tree traversal control enum.: vertical steps
MP, si, xi,∗ history enum.: channel based horiz. steps
z′i computation enum.: a priori based horiz. steps
pruning checks & LE comp. enum.: MA(di) comp. & enum. node flags
︸ ︷︷ ︸
︸ ︷︷ ︸
︸ ︷︷ ︸
enumeration
enumeration
enumeration
Figure 5.10: Area break-down for selected 4× 4 realizations of the Cae2sar architec-
ture. This area break-down is based on a synthesis without flattening
the design.
area required to compute and store the set {MA}i. The minimum search unit added
for the horizontal a priori-based enumeration however is relatively small (3.9 kGE).
Therefore, the optimizations introduced in Section 5.4.2 appear to be very efficient.
Furthermore, the SISO extensions increase the domination of the enumeration units
compared to the overall area.
This domination becomes even more significant when synthesizing the architec-
ture for 64-QAM support. As expected for the QAM-order increase by a factor of four,
the unit for the computation of {MA}i scales by a factor of 4.2. Similarly, the pruning
check unit scales by a factor of 1.6 which is near the expected scaling of Q by a factor
of Q64Q16 = 1.5. The column wise enumeration scales well with the number of columns√
2Q by a factor of 1.9 ≈ √4.
Therefore, the overall flexible 4 × 4 64-QAM SISO Cae2sar architecture is dom-
inated by the enumeration (70%), roughly equally split between a priori-based enu-
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meration and channel-based enumeration. The critical path is going through the chan-
nel-based horizontal enumeration. The pruning checks and the generation of extrinsic
LLRs LEi,b occupy further 21% of the area. With only 0.4% or 0.6 kGE the tree-traversal
control unit is almost negligible in terms of area. However, critical paths end up in
this important unit due to the control-flow dependencies implied by the depth-first
tree-search strategy.
5.6.2 Power Consumption Analysis
As for the area and timing analysis, the power consumption of the Cae2sar architecture
has been analyzed on basis of gate-level power simulations as a basis for later energy
efficiency analyses. Although an energy efficiency metric is the relevant metric for
a full comparison, including for instance the SNR dependent processing time and
error rates, the advantage of a power measure is its independence from the number
of examined nodes and thus from the SNR.
In general, the results of such gate-level power simulations need to be handled
being aware that at this level the design does not include yet a clock tree or the exact
parasitic capacitances associated to metal interconnections. However, the advances in
gate-level synthesis and simulation tools today allow reasonably accurate gate-level
power estimations at least down to 90-nm technologies. The topographical mode of
the Synopsys Design Compiler represents such an advance allowing to automatically
include estimated layout effects in gate-level syntheses and simulations. Several gate-
level power estimation strategies of different accuracy are supported by the Synopsys
power flow (listed by increasing accuracy) [216]:
• Average power estimation based on default or user-defined input toggle rates
and statistical activity propagation.
• Average power estimation based on detailed toggle-rate statistics saved in a SAIF
(switching activity interchange format) file resulting from an RTL simulation.
Statistical activity propagation is applied where a mapping between RTL signals
and gate-level signals is not possible.
• Average power estimation based on a SAIF file obtained from a timing-accurate
gate-level simulation.
• Momentary, peak and average power estimation based on a timing-accurate
gate-level simulation.
When targeting an average power estimation, the third one provides a sufficiently
high accuracy at less effort than the fourth approach. Therefore, the power gate-level
power estimations for the Cae2sar architecture are obtained from the toggling-rate
information in the SAIF files which are created by timing-accurate gate-level simula-
tions. For the Cae2sar architecture syntheses, experience shows that these estimations
do differ by less than 20% from tapeout measurements [21]. Although not absolutely
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QPSK 16 QAM 64 QAM
clipping Γ 0.1/16 0.1 ∞ 0.1/16 0.1 ∞ 0.1/16 0.1 1.6
avg. dyn. power, 1st it. [mW] 77.5 77.1 65.3 88.2 82.7 67.3 (95.2) (68.3) (55.5)
avg. dyn. power, 4th it. [mW] 83.5 85.2 72.6 99.1 93.3 85.7 110.1 93.0 90.4
Table 5.2: Average dynamic power consumption of the flexible 4× 4 64-QAM SISO
Cae2sar architecture obtained from gate-level simulations (without clock
tree) with fclk = 215MHz, Vdd = 1.0V. The clipping value Γ = 0.1/16
corresponds to the extreme case of quasi hard-output BER performance
whereas the extreme case of Γ = ∞ corresponds to an unclipped setup
providing the best possible error-rate performance. For the 64-QAM
power simulation, a finite clipping has been chosen for this extreme case
in order to achieve an acceptable gate-level simulation time. Nevertheless,
for the first iteration gate-level simulation time is still an issue, thus these
less accurate estimations are marked by brackets.
precise, these power estimations are of valuable use to assess power-consumption
trends of architectural modifications during the design phase.
A brief overview of the dynamic power characteristics of the flexible 4 × 4 64-
QAM SISO Cae2sar architecture is given in Table 5.2. The static power consumption is
estimated as 1.1mW. The dynamic power consumption is mainly independent from
the SNR but depends on the modulation, the clipping parameter, the iteration and the
demapping test cases. Therefore, exemplary parameter sets have been chosen. The
clipping value Γ = 0.1/16 corresponds to the extreme case of quasi hard-output BER
performance whereas the extreme case of Γ = ∞ corresponds to an unclipped setup
providing the best possible error rate performance.
Overall, higher modulation orders consume predictably more power than lower
modulation orders. Similarly the processing of non-zero soft-input information in the
fourth iteration requires roughly 10% to 20% more power than in the first iteration.
An interesting observation can be made on the influence of the clipping parameter Γ.
For lower clipping values the power consumption is higher than for an unclipped
setup (Γ = ∞). A reason for this behavior is a higher average activity of the vertical
enumeration unit caused by (relatively) more frequent jumps back in the tree due to
failed pruning checks. In an unclipped scenario, more cycles are spent for leaf enu-
merations with the vertical enumeration unit being idle during these cycles. Despite
this power-saving benefit for high clipping values, the number of examined nodes Ne
exponentially increases with higher clipping values. Thus, the power saving effect of
higher clipping values is expected to be negligible for overall energy efficiency.
The limited number of test vectors that can be processed in gate-level simulations
in an acceptable amount of simulation time is a particular issue for the first iteration
of high modulation orders with high clipping values. Thus, the representativity of
those simulation results suffers from the low number of demapper runs. Therefore,
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the gate-level power simulation results mainly affected are marked by brackets in
Table 5.2.
This observation is a good example that the analysis of architectures with many
runtime parameters and data dependent power consumption requires a tapeout in
order to obtain fully reliable and precise power measures. Nevertheless, the power
estimations obtained on the basis of the gate-level simulation already provide a valu-
able basis for the energy-efficiency estimations of the Cae2sar architecture.
5.7 Implementation Results Comparison
The gate-level synthesis results obtained from the analysis of the previous section
prove the feasibility of a SISO STS sphere-decoding architecture and provide promis-
ing area, timing and power characteristics. Due to the parameterizable Cae2sar ar-
chitecture, the architectural costs for the SISO support and the flexibility extensions
can be identified. However, the questions for area, energy and spectral efficiency
still need to be answered, ideally jointly with a comparison with MIMO demapping
architectures available in literature.
The difficulty of comparing different MIMO demapping architectures originates
from the variable throughputs for the depth-first SD architectures and from the differ-
ent scenarios (channel models, channel codes, etc.) employed in the literature to char-
acterize the communication performance of the demappers. This is particularly the
case for iterative receivers due to their ability to trade-off error rates against compu-
tational effort, independently from whether the demapper has a variable or constant
single-pass throughput. Therefore, these issues effectively do not allow comparisons
based on single efficiency numbers but require a careful comparison considering a
larger set of operating points (e.g. varying SNR) and constraints such as error rates
and latencies. A methodology for such comparisons is elaborated in Chapter 7.
In order to provide a rough comparison with a selected set of MIMO architectures
published in literature, Table 5.3 lists the properties of these selected architectures.
The sustained information bit throughput for the Cae2sar architecture for a single pass
can be obtained by
Θ = fclk · rQMT
E[Ne] + 1
. (5.21)
The additional cycle in the term E[Ne] + 1 originates from the pipelining applied for
enumeration and pruning checks. For I demapper/decoder iterations, the cumulated
number of examined nodes needs to be considered in order to obtain the demapper
throughput:
Θ = fclk · rQMT
E[Ne,cum] + I
. (5.22)
The maximum throughput for the Cae2sar architecture can be derived by the mini-
mum number of examined nodes. This minimum number is achieved by constraining
the SD runtime to Ne = MT which delivers the SIC detection performance as also used
in [4]. Thus, a minimum of five cycles per vector is required for the Cae2sar architec-
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ture for MT = 4. Most publications on depth-first architectures in [4, 24, 108, 161, 167]
specify the throughput by a dependency to 1/E[Ne]. Although it is not clear for some
of these publications if additional cycles need to be accounted for pipelining effects
and initialization cycles in order to obtain the actual sustained throughput, the factor
1/E[Ne] is taken in order to determine their maximum (SIC) throughput.
For the comparison with the fixed 4 × 4 16-QAM hard-output and soft-output
depth-first architectures published in [24, 167], the flexible 4× 4 16-QAM SISO vari-
ant of the Cae2sar architecture has been chosen. In the area-efficiency comparison,
the penalty for the SISO support becomes visible. When comparing the flexible
4 × 4 64-QAM Cae2sar variant with the non-iterative architectures published in [4,
108,161], again an efficiency penalty can be identified due to the SISO support. In the
comparison with the only other architecture which supports iterative demapping/
decoding [168], the Cae2sar architecture proves its potential for a high area and energy
efficiency.
However, the comparison given in Table 5.3 does not take into account the com-
munication performance and lacks a careful analysis of the effects of varying error
rates, throughputs and further constraints. Therefore, at this point, an overview of
architectural properties can be given rather than a fair comparison. Particularly, the
very important questions about the real benefit of iterative demapping/decoding in
terms of trade-offs between spectral efficiency, area efficiency, energy efficiency and
flexibility need to be answered. Hence, the following chapter will more deeply in-
vestigate flexibility aspects of MIMO demappers as a further preparation step for the
analysis of those trade-offs which will be elaborated then in Chapter 7.
Chapter 6
Flexibility and Portability Aspects for
Sphere-Decoding Implementations
The rising demand for flexible hardware platforms and portable applications in the
domain of wireless communications raises the question for the affordable amount of
flexibility or portability. This decision has to be made based on the trade-off between
architectural efficiencies and design effort as qualitatively visualized in Chapter 2
and Figure 2.2. These trade-offs have been investigated in literature quantitatively
for image processing and filtering applications [18, 50] or FFT blocks and Viterbi de-
coders [219].
Sphere-decoding applications differ from such applications significantly. First, the
SD data flow is much more irregular and more complex, but still exhibits character-
istic components, for instance metric computations, enumeration tasks and pruning-
criterion checks. Second, control-flow dependencies limit the parallelism achievable
for a single tree-search run. This applies primarily for depth-first approaches. How-
ever, even in breadth-first sphere-decoding approaches, non-trivial decisions need to
be taken for the enumeration and selection of nodes on every tree level. This again
leads to data and control-flow dependencies. These dependencies and the arithmeti-
cal operations of sphere-decoding applications are a significant differentiator from the
applications investigated in [18, 50]. Therefore, sphere-decoding applications require
a dedicated analysis of the design space and its trade-offs between efficiency and
flexibility.
The analysis of the underlying trade-offs between architectural area or energy ef-
ficiencies ηA,Θ and ηE and the portability or flexibility metrics P and F is infeasible
for the full design space of all available sphere-decoding algorithms and all available
architecture options. Therefore, this chapter covers a subset of popular and promis-
ing sphere-decoding algorithms giving an overview about the general trade-offs for
programmable architectures. This comparison covers implementations of the SISO
STS sphere-decoding algorithm on a general-purpose RISC processor, on a DSP im-
plementation, on a sphere-decoding ASIP as well as an FPGA mapping of the Cae2sar
ASIC. The design-space analysis based on these implementations is extended to ASIC,
ASIP and DSP implementations reported in literature.
6.1 Prerequisites for Comparability
The efficiency, flexibility and portability metrics have been defined in Chapter 2 in
order to enable realistic quantitative comparisons. However, these metrics have de-
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pendencies for instance on scenario parameters or on the interpretation of terms like
design time or effort. With varying channel models, channel codes and decoders,
SNR ranges and error rates also the efficiency metrics vary. Therefore, comprehensive
comparisons can only be made in a multi-dimensional parameter space. However,
this chapter focuses on the analysis of the trade-offs between efficiency and portabil-
ity which ideally can be abstracted from multi-dimensional parameters. Therefore, an
approximate normalization of these efficiency metrics is proposed in the following in
order to obtain SNR-independent scalar efficiency metrics. Although in general im-
precision is added by this approach, it does not hinder the coarse estimations ranging
over multiple orders of magnitude in this chapter. However, a detailed analysis of the
comparability issues and possible solutions are discussed extensively in Chapter 7.
6.1.1 Efficiency-Metric Normalizations
Many sphere-decoder algorithms provide a variable computational complexity de-
pending on the SNR, further transmission parameters or detection parameters such
as the clipping for STS algorithms or K for K-best implementations. In order to obtain
scalar efficiency metrics without these dependencies, a property of many sphere-de-
coding algorithms can be utilized: The SNR-dependent detection effort and thus the
resulting error rates mainly depend on the number of nodes examined during the
tree search. Contrarily, the computational effort per examined node does not vary
significantly with the SNR or further transmission parameters. Therefore, a normal-
ization of the area and energy efficiencies ηA,Θ and ηE to a single examined node
allows for the separation of architectural properties from the major algorithmic pa-
rameters such as the SNR, the clipping parameter Γ for depth-first algorithms or the
parameter K for K-best implementations. However, the resulting normalized metrics
are algorithm-specific and cannot be compared directly with other algorithms. The
imprecisions introduced by this orthogonalization are expected to be sufficiently lim-
ited for a design-space investigation covering an efficiency range of multiple orders
of magnitude. These normalized efficiencies can be defined by:
ηA,node =
Ne
MTQr
· ηA,Θ = fclk
γAGE
(6.1)
ηE,node =
Ne
MTQr
· ηE (6.2)
with γ being the average number of cycles required to process an examined node.
In the case of the Cae2sar architecture, this separation works very well since the ar-
chitecture requires one cycle per examined node (γ = 1). In general, a linear relation
between the cycle count and Ne with a zero-offset and the slope γ is necessary for an
ideal normalization. However, the validity of this normalization is limited to compar-
isons between similar sphere-decoding algorithms.
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6.1.2 Assumptions on Effort Estimations
Since the flexibility and portability metrics defined in Section 2.2.4 are based on the
implementation effort, a few general notes have to be made on the effort estimations,
the tasks included in these estimations and the sources of (im)precision. The following
assumptions are made throughout this chapter:
• The software or hardware designers are experienced in both the algorithm as
well as the implementation language. Furthermore, they are familiar with the
software development or synthesis tools. Therefore, no initial learning time is
accounted for.
• Bit-true algorithmic models as well as platform-specific frameworks for simula-
tion, verification, prototypes and/or measurements are available. Thus, no time
is accounted for setting up such a framework.
• Architecture development is only accounted for ASIC design and the RTL code
mapped onto FPGAs. ASIPs, DSPs, GPPs and FPGAs are assumed to be avail-
able as off-the-shelf third-party products, since this chapter focuses rather on the
application implementation (thus software for processors) for specific architec-
tures than on general design strategies. However, the device and tool-flow costs
of third-party products or in-house processor development may vary signifi-
cantly and thus have a relevant influence on the overall product costs. Since
these overall costs can hardly be considered in this work accurately enough, this
chapter focuses rather on the aspects of application development effort than on
the overall product costs. Nevertheless, the considerations of further aspects are
of high importance for commercial decisions.
• The efficiencies obtained from porting an application between different pairs
of platforms may vary due to the inherent trade-offs between portability and
efficiency.
• Implementation time accounts for writing or adapting the application source
code (software for processors, RTL code for ASICs and FPGAs) including ver-
ification and bug fixing. Gate-level simulations (functionality, timing, power)
are not considered for off-the-shelf components but for ASICs. Nevertheless, for
the processors designed as part of this work and introduced in Section 6.3, Sec-
tion 6.4 and Section 6.6, gate-level power simulations are performed for the spe-
cific applications rather than taking average power numbers from a data sheet as
for the DSP implementations. This effort is not included in the implementation
effort.
• Interface adaptation is excluded from the porting effort estimations. This is
based on the assumption that interfaces need to be standardized for a success-
fully commercialized SDR infrastructure.
• For the software and hardware implementations developed as part of this work,
design time estimations are used based on the author’s own implementation
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development aspect effort accounted for . . .
SD architecture development & verification ASICs, FPGAs
SD software development & verification ASIPs, DSPs, GPPs
gate-level power simulation ASICs
tools & platform development —
learning (tools, application) —
interface adaptation —
Table 6.1: Overview about assumptions made for accounting development time.
experience. However, such implementation times can vary significantly with
the application, the degree of experience, etc. For the Cae2sar architecture, one
person-year (≈ 252 working days) is estimated as implementation time, roughly
split into one half for implementation and verification of the RTL and gate-level
design and the other half used for layout, tapeout, fabrication and measurements
on the basis of multi-project wafer services. This estimation for the Cae2sar ar-
chitecture results in F ≈ 1 /y and P ≈ 2 /y. Although this estimation is opti-
mistic compared to industrial criteria, it is based on the experience of a realistic
academic project. Such effort assumptions lack precision but the coarse effort
differences can be represented reasonably well.
6.2 Portable C Code for the SISO STS SD Algorithm
The C programming language is commonly considered as a vehicle to obtain highly
portable but still quite efficient implementations for signal-processing software im-
plementations. This common assumption is stressed by many DSP and signal pro-
cessing platforms providing C compilers. In order to obtain reference points for such
a highly portable implementation in the design space spanned by the flexibility/
efficiency trade-offs, the soft-input soft-output STS algorithm with the hybrid enu-
meration scheme (including the optimizations for the column-wise zig-zag and the
MA computations) is implemented in C. Since the port of this C-code implementa-
tion to other processors with compiler support is intended, several coding-style and
portability aspects (e.g. modularity, maintainability, compiler-friendly state-handling
and function parameters, clean encapsulation and hierarchies in data structures) are
considered more important than the ultimate runtime performance. In general, the
expected performance penalty is low since today compilers are able to apply very
efficient optimizations [8] beyond the level reachable manually with a similar effort.
Modularity can be considered as one of the most important coding-style aspects
for portability. As for any reasonable procedural software implementation, the STS
sphere-decoding C implementation is realized as a set of modular and well main-
tainable functions down to the level of simple mapping, demapping or metric-com-
putation functions. This implies that a C compiler would face many optimization
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barriers limiting the efficiency of the software implementation. Furthermore, function
calls imply an overhead seriously affecting the performance of functions encapsulat-
ing only a little amount of code. In order to obtain a reasonable performance without
discarding the idea of having portable code with a good coding style, these functions
are marked as inline functions allowing the compiler to expand (inline) these func-
tions at the place the function call occurs. The stack management is further simplified
by instantiating a central state structure for the sphere-decoder run at the top level
of the call tree. A pointer to this structure is then handed down the call tree. This
allows an efficient state handling without the use of proscribed global data structures
or abundant function call parameters. In order to allow the compiler to efficiently
keep memory data in registers, it is mandatory to not use memory aliasing and to
explicitly mark pointers by the C99 standard keyword restrict [80].
Particular attention is given to the implementation of fixed-point operations. Since
fixed-point operations are very similar to integer operations, the 32-bit data type int is
chosen as the default representation of a real-valued fixed-point number. The default
word lengths for the integer and fractional parts are set to 16 bit each. For coding-style
and type-safety reasons, this default fixed-point data type is realized as a structure
encapsulating only a single integer which contains the actual fixed-point value. Sim-
ilarly, all arithmetic and logical operations on scalar and complex fixed-point values
are encapsulated by separate (inline) functions. This approach allows an easy adjust-
ment and thus a high portability in case a specific target processor requires a different
fixed-point data type and/or provides dedicated fixed-point instructions. For the case
that no fixed-point hardware support is available, C code for fixed-point emulation is
used as default.
The implementation and verification for this C code required approximately three
days for an experienced programmer familiar with the algorithm and the coding-style
requirements. This time includes the implementation of the fixed-point emulation
library. The resulting flexibility measure is about
252 d/y
3d = 84 /y. Assuming a time of
about half a day for porting this general-purpose C-Code to a new platform with a
similar level of C-compiler support, the resulting portability measure is approximately
252d/y
0.5 d = 504 /y.
6.3 SISO STS on a General-Purpose RISC Processor:
The IRISC
In order to obtain efficiency measures for the C-code implementation reasonable for
embedded systems, a very elementary RISC core is chosen as target processor. This
RISC processor core has been developed in a joint effort by nearly one generation of
research assistants and students of the architecture group at the Institute for Com-
munication Technologies and Embedded Systems (ICE), RWTH Aachen University,
and is thus named IRISC. Compared to commercial RISC cores such as developed
by ARM [5], the use of this core brings the advantages of having full access to the
processor model (e.g. for instruction-set extensions as described in Section 6.4), to the
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PFE FE DC EX WB
program
memory
data
memory
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file
prefetch
PC
instr.
fetch
instr.
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cond.
exec.
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fetch
bypasses
interlocks
data
address
control
Figure 6.1: The IRISC architecture. Standard pipeline forwarding connections for
data, addresses and control are omitted for clarity.
simulator allowing proprietary profiling and co-simulation extensions, to gate-level
synthesis results and to gate-level power simulations.
6.3.1 The IRISC Architecture
An overview of the IRISC architecture is depicted in Figure 6.1. It is based on the
Harvard load-store architecture principle with separate instruction and data memo-
ries [67]. Since the IRISC targets embedded systems, single-port single-cycle latency
static synchronous random-access memories (SSRAMs) are used for this architecture.
All memory words, instructions, addresses, registers and data paths are 32 bits wide.
The register file contains a total of 16 general-purpose registers. Except for the pro-
gram counter, no implicit registers exist. Thus, comparison results and return ad-
dresses are explicitly stored in general-purpose registers.
The instruction set covers standard arithmetic (including multiplication), logic,
load, store and control instructions. Every instruction supports conditional execution
by predication. Standard logic and arithmetic instructions are using a three-operand
6.3. SISO STS on a General-Purpose RISC Processor: The IRISC 119
scheme resulting in two read accesses and one write access to the register file. Includ-
ing predication and pre- as well as post-increments and decrements for data memory
addressing, this results in a total of potentially three concurrent read and two concur-
rent write accesses to the register file.
The architecture comprises five pipeline stages, namely prefetch (PFE), fetch (FE),
decode (DC), execute (EX) and writeback (WB). Data and control hazards are fully
handled by bypasses and pipeline interlocking in order to ease the assembler pro-
gramming model. Thus, the architecture has a throughput of one instruction per
cycle as long as no hazards occur. Data hazards between the EX and DC stage cannot
be resolved by bypasses and thus the interlocking mechanism causes a pipeline stall
for one cycle. Pipeline flushes caused by branches add three cycles latency.
The IRISC architecture is designed with the architecture description language
(ADL) named LISA [71]. The tooling framework nowadays commercially available as
the Synopsys Processor Designer [176] supports the generation of all tools (compiler,
assembler, linker, simulator, debugger) from a single central architecture description.
An efficient path to VLSI implementations is realized by the optimized RTL synthesis
for LISA processor models introduced in [153, 197] and successfully used for efficient
ASIP implementations such as in [151]. Utilizing this framework, the generic SISO STS
C-code application can be compiled for the IRISC architecture without modification.
It requires about 5500 32-bit instruction words and less than 4000 32-bit data words
for the stack. Therefore, standard SSRAMs with a word length of 32 bit are selected
with 6144words for the program memory and 4096words for the data memory. The
gate-level synthesis with the Synopsys Design Compiler [176] and a 90-nm, 1.0-V stan-
dard-performance standard-cell library yields a maximum frequency fmax = 434MHz
with a gate count of 23 kGE for the core and 185 kGE for the memories.
6.3.2 SISO STS Application Analysis
The number of cycles required by the C code on the IRISC processor to demap a
single received symbol vector are recorded and analyzed for an exemplary set of
received symbol vectors. For these runs, the node and cycle counts are plotted in
Figure 6.2 for 1 ≤ I ≤ 4 iterations. The limited range of examined nodes for I > 1
originates from the clipping value (Γ = 2.0) and a relatively high SNR (20 dB). It is
clearly visible, that the cycle count follows a linear law with mainly two different sets
of coefficients, one for the first iteration and a different one for later iterations. The
reason for this difference is the additional effort for the a priori-based enumeration.
Although the offset of the regression lines included in Figure 6.2 is non-zero, it is
reasonably low. Therefore, the efficiency normalization to an examined node in (6.1)
and (6.2) is reasonable for this software implementation. Despite this normalization,
a note on the throughput achievable in the scenario used to generate the data for
Figure 6.2 is necessary. Even with I = 1 the average throughput based on the 90-nm
standard-performance standard-cell synthesis results is a few kbit/s and does not
exceed 70 kbit/s for Γ → 0 and SNR→ ∞, which is not realistically suitable for an
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Figure 6.2: Cycle count statisticsa for the SISO STS C applicationb running on the
IRISC core with fixed-point emulation.
a 4× 4, 16QAM, SNR = 20 dB, Γ = 2.0, I = 4, fast i.i.d. Rayleigh fading, convolutional channel code,
rate 1/2, generator polynomials [133o, 171o], constraint length 7, 576 information bits per code word.
b The compiler is generated with the ACE Associated Compiler Experts CoSy Express technology [1]
as integrated part of the Synopsys Processor Designer [176]. The application is compiled with opti-
mization level four (-O4).
actual wireless receiver. Thus, this design point can only serve as an extreme point in
the trade-off discussion of flexibility, portability and efficiency.
The resulting efficiency comparison is summarized in Table 6.2. Architectural
characteristics for ASIC references are scaled to a 90-nm, 1.0-V technology. The slope γ
is selected for I = 1 in order to obtain a reasonable comparison with the non-iterative
soft-output STS ASIC in [167] which computes one examined node per cycle. The
flexibility and portability measures for the IRISC originate from Section 6.2, whereas
the measures for the Cae2sar architecture are based on the personal experience during
its design phase as elaborated in Section 6.1.2.
Comparing these ASICs and the general-purpose RISC as extreme points of the
design space, the architectural efficiencies differ by three to four orders of magnitude
in favour of the ASIC implementations. Similarly, the RISC implementation achieves
two to three orders of magnitude better flexibility and portability metrics. There-
fore, the trade-off between architectural efficiency on the on hand and flexibility and
portability on the other hand is clearly visible.
Since this comparison only covers the extreme points of the design space, a wide
gap in between is opened for application-specific optimizations. In order to identify
the optimization potential of software implementations, a hot-spot analysis can help
visualizing the bottlenecks. For the SISO STS C code such a hot-spot analysis is
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IRISC
AGE
[kGE]
fmax
[MHz]
P
[mW]
γ
[cycle]
Tnode
[ns]
ηE,node
[1/µJ]
ηA,node
[1/GE/s]
F
[1/y]
P
[1/y]
core 23 — 18.6 — — — — — —
prog. memory, 6144x32 107 — 19.5 — — — — — —
data memory, 4096x32 78 — 3.6 — — — — — —
IRISC total 209 434 41.7 7457 17151.1 1.4 0.28 ≈84 ≈504
Studer et. al [167]a 56 197 — 1 5.1 — 3472.10 n/a n/a
Cae2sar64 175 215 73.4 1 4.7 2929.8 1228.88 ≈1 ≈2
Table 6.2: Efficiency comparison for the SISO STS fixed-point emulation C-code run-
ningb on the IRISC processor.c
a Layout results according to [167] scaled from 250 nm to 90 nm according to Table 2.2, Section 2.2.2.
The architecture only supports 4× 4 MIMO with 16-QAM modulation.
b 4× 4, 16QAM, SNR = 20 dB, Γ = 2.0, I = 1, fast i.i.d. Rayleigh fading, convolutional channel code,
rate 1/2, generator polynomials [133o, 171o], constraint length 7, 576 information bits per code word.
c Synthesis results for a 90-nm, 1.0-V standard-performance standard-cell library with Synopsys Design
Compiler 2010.12-SP2 in topographical mode. Power estimations are obtained from gate-level power
simulations.
performed as visualized in Figure 6.3. Several observations can be made based on
this dynamic program-memory cycle-count profile:
• One hot-spot is the emulation code of the fixed-point multiplication. Other than
the emulation code of e.g. fixed-point additions, fixed-point multiplications are
not inlined in order to save program memory, which has a significant contribu-
tion to the overall gate count.
• Although a hot-spot can be identified, its significance is limited. The relative
cycle count of the rest of the application is distributed over about two orders
of magnitude without revealing a single further hot spot. According to Am-
dahl’s Law [67], this analysis does not give much hope for a straightforward
optimization task.
• The profile in Figure 6.3 contains a very high amount of “spikes” which interest-
ingly correspond to relative factors of two, three and four. The reason for these
spikes are pipeline hazards causing stalls and flushes. The factor two originates
from data hazards between the pipeline stages DC and EX whereas the factor
three originates from branches. The factor four combines a data hazard in the
condition of a conditional branch with the branch delay. Two reasons for the
amount of spikes can be identified by a source-code analysis. First, the fixed-
point emulation requires many conditional statements often including data de-
pendencies, for instance for saturation and the emulation of carry/borrow bits.
Second, the control-flow and the data-flow dependencies of the sphere-decoding
application cause a significant amount of flushes and stall cycles.
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Figure 6.3: Hot-spot analysis of the SISO STS C applicationa running on the IRISC
core with fixed-point emulation. Code not related to the sphere-decoding
application is omitted in the analysis (e.g. the main and initialization
functions).
a 4× 4, 16QAM, SNR = 20 dB, Γ = 2.0, I = 4, fast i.i.d. Rayleigh fading, convolutional channel code,
rate 1/2, generator polynomials [133o, 171o], constraint length 7, 576 information bits per code word.
Therefore, the fixed-point emulation code both causes a hot-spot and blurs the dy-
namic runtime analysis by spikes. For this reason, the implementation of fixed-point
instructions for the IRISC architecture is a reasonable initial optimization step.
6.4 SISO STS on a General Purpose Fixed-Point RISC
Processor: The IRISCfp
The expected additional hardware costs for fixed-point extensions are reasonably low
compared to the speedup expected by replacing complex emulation C-code by single
fixed-point instructions. The hardware and software modifications required to extend
the IRISC architecture towards the fixed-point IRISCfp architecture are discussed in
the following subsections.
6.4.1 Architectural Modifications
From the hardware perspective, computational units such as the adder or the mul-
tiplier can be simply reused since fixed-point computations are mostly identical to
integer operations. The only difference is an additional saturation unit in general and
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a shifting and rounding unit for the multiplier. These additional units are located in
the critical path of the execute stage EX. Furthermore, the 32× 32 bit multiplier com-
plexity slightly increases since the upper 32 bit of the 64-bit multiplication result are
not discarded any more. No changes are required for the overall pipeline structure, as
long as the critical path of the architecture meets the requirements. The changes for
the instruction decoder (which is automatically generated by the Synopsys Processor
Designer) are negligible for a reasonably well designed instruction-set encoding.
Therefore, the fixed-point extensions for the IRISC architecture completely reuse
the general-purpose 32-bit register file as well as the existing 32-bit data path. The
parameters for the number of integer and fractional bits as well as the rounding/
truncation mode are a matter of both design time and optionally runtime decisions.
The processor model supports both to fix these settings at design time or to enable a
flexible setting at runtime. However, such flexibility needs to be handled with care.
Variable fractional word lengths require an extra barrel shifter. Furthermore, rounding
modes other than truncation (rounding towards minus infinity) require an additional
fully separated adder in the critical path. The synthesis for the IRISCfp with fixed
word lengths (16 integer and 16 fractional bits) and a fixed truncation results in a core
with 33 kGE running at 434MHz. This significant area increase compared to the IRISC
architecture results from the increased multiplier complexity as well as stronger buffer
cells on the critical path which now includes the saturation unit. Adding the flexibility
for the number of fractional bits, the maximum frequency drops to 417MHz at a core
area increase of further 10 kGE. For this flexibility enhancement, the instruction set
needs to be extended by a single instruction writing the configuration register for
the fractional word length. Because a fixed number of 16 fractional and 16 integer
bits is sufficient for many signal processing tasks and particularly for the sphere-
decoding application considered here, the IRISCfp processor with fixed word lengths
is considered in the following.
Other than the IRISCfp core area, the program memory area can be reduced sig-
nificantly by the use of native fixed-point instructions instead of the emulation code.
The program size can be reduced from 5583 instructions to 4705 instructions. There-
fore, the reduction of the embedded program memory from 6144 words to 5120 words
results in area savings of 14 kGE. This overcompensates the core area increase for the
fixed-point instruction-set extensions.
6.4.2 Software Modifications
Adaptations to the existing software are required since it is practically impossible to
extract the fixed-point semantics from the emulation code which paraphrases the real
functionality with the very limited language primitives C provides. The modifications
required to adapt the existing portable fixed-point emulation C code to support the
native fixed-point instructions of the IRISCfp architecture are reasonably low thanks
to the coding-style considerations described in Section 6.2. Most of the required (only
nine) inline assembly functions only contain a single assembler instruction plus a
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Figure 6.4: Cycle count statisticsa for the SISO STS C applicationb running on the
IRISCfp core with native fixed-point support.
a 4× 4, 16QAM, SNR = 20 dB, Γ = 2.0, I = 4, fast i.i.d. Rayleigh fading, convolutional channel code,
rate 1/2, generator polynomials [133o, 171o], constraint length 7, 576 information bits per code word.
b The compiler is generated with the ACE Associated Compiler Experts CoSy Express technology [1]
as integrated part of the Synopsys Processor Designer [176]. The application is compiled with opti-
mization level four (-O4).
statement for the compiler giving information about operand latencies in order to
support correct instruction scheduling during compilation.
These modifications and their testing inside the already set up environment took
about one day. Thus, a porting metric of about 252 /y can be estimated. Adding
this effort to the estimated rewrite effort for the fixed-point emulation based C code
(3 d) results in a reimplementation effort of about four days and a flexibility-metric
estimation of about 63 /y.
6.4.3 SISO STS Application Analysis
The cycle count statistics for the fixed-point application are exemplarily visualized
in Figure 6.4 for the same set of symbol vectors as in Figure 6.2. Due to the added
native fixed-point support on the IRISCfp architecture, a speedup of about 54% is
achieved equally for I = 1 and I > 1. The overall efficiency results are summarized in
Table 6.3. Due to both the area and runtime improvements, the overal normalized area
efficiency ηA,node shows a 57% improvement over the IRISC architecture. However,
the average power dissipation is slightly higher than for the IRISC with a normalized
energy efficiency improvement of only 28%.
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IRISCfp
AGE
[kGE]
fmax
[MHz]
P
[mW]
γ
[cycle]
Tnode
[ns]
ηE,node
[1/µJ]
ηA,node
[1/GE/s]
F
[1/y]
P
[1/y]
core 33 — 26.4 — — — — — —
prog. memory, 5120x32 93 — 18.8 — — — — — —
data memory, 4096x32 78 — 4.0 — — — — — —
IRISCfp total 205 434 49.2 4838 11127.4 1.8 0.44 ≈63 ≈252
IRISC 209 434 41.7 7457 17151.1 1.4 0.28 ≈84 ≈504
Studer et. al [167]a 56 197 — 1 5.1 — 3472.10 n/a n/a
Cae2sar64 175 215 73.4 1 4.7 2929.8 1228.88 ≈1 ≈2
Table 6.3: Efficiency comparison for the SISO STS C-code with native fixed-point
support runningb on the IRISCfp processor.c
a Layout results according to [167] scaled from 250 nm to 90 nm according to Table 2.2, Section 2.2.2.
The architecture only supports 4× 4 MIMO with 16-QAM modulation.
b 4× 4, 16QAM, SNR = 20 dB, Γ = 2.0, I = 1, fast i.i.d. Rayleigh fading, convolutional channel code,
rate 1/2, generator polynomials [133o, 171o], constraint length 7, 576 information bits per code word.
c Synthesis results for a 90-nm, 1.0-V standard-performance standard-cell library with Synopsys Design
Compiler 2010.12-SP2 in topographical mode. Power estimations are obtained from gate-level power
simulations.
For a control-flow dominated software application, this is a noticeable speedup,
but it is low with respect to the efficiency gap of up to four orders of magnitude when
comparing to the ASIC implementations. Nevertheless, Amdahl’s Law in conjunction
with the hot-spot analysis of the fixed-point emulation C code in Figure 6.3 already
indicated that native fixed-point support can be a valuable contribution but not the
bridge for the efficiency gap.
The resulting hot-spot analysis for the SISO STS application with fixed-point sup-
port is given in Figure 6.5a. Due to the identical axis scaling as in Figure 6.3 the
program size reduction by stripping the emulation code is visible. Furthermore, the
number of spikes caused by control and data pipeline hazards is reduced, particularly
for branches (spikes with factors three and four). This improvement is exemplarily vi-
sualized in the zoom for the tree-traversal code in Figure 6.5b (fixed-point emulation)
and Figure 6.5c (native fixed-point instructions). Nevertheless, the pipeline hazards
are still a characteristic property of the application.
Further optimizations cannot just concentrate on a single part of the SISO STS
application. Indeed, some parts of the application are executed more frequently than
others, but no dominating hot-spot can be identified in Figure 6.5. Certainly, relevant
efficiency improvements can be potentially achieved by more manual assembler op-
timizations as for instance presented in [94] for ARM and DSP implementations of
linear-algebra applications. However, this effort is omitted at this point for the sake
of portability and due to the software complexity. It is very likely that such an ef-
fort would exceed the effort necessary to realize one of the assembly programs for a
dedicated sphere-decoding ASIP presented in Section 6.6.
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Figure 6.5: Hot-spot analysis of the SISO STS C applicationa running on the IRISCfp
core with native fixed-point support. Code not related to the sphere-de-
coding application is omitted in the analysis (e.g. the main and initial-
ization functions).
a 4× 4, 16QAM, SNR = 20 dB, Γ = 2.0, I = 4, fast i.i.d. Rayleigh fading, convolutional channel code,
rate 1/2, generator polynomials [133o, 171o], constraint length 7, 576 information bits per code word.
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Furthermore, the fixed-point instruction-set extensions introduced here can al-
ready be considered as application-specific extensions and thus as ASIP design. Thus,
further instruction-set extensions towards a sphere-decoding ASIP are covered by Sec-
tion 6.6.
6.5 SISO STS on a Texas Instruments C64x DSP
A common strategy to improve the throughput of an application is the increase of
the instruction level parallelism (ILP). Various realizations of ILP are widely available
in today’s architectures. Pipelining, as also used in the IRISC and IRISCfp architec-
tures, is likely to be the most commonly applied technique. On top of that, the two
most popular ILP concepts are represented by very long instruction word (VLIW)
architectures and superscalar architectures. While VLIW architectures explicitly en-
code the parallelism in their instruction words, superscalar architectures schedule a
sequential instruction stream on parallel execution units resolving dependencies in
hardware [67]. Therefore, superscalar architectures invest more hardware effort to
ease the programming model of a general-purpose application while VLIW archi-
tectures provide more efficient hardware for dedicated applications, for instance in
the signal-processing domain. Therefore, VLIW architectures are dominating in the
domain of signal processing from which a popular VLIW DSP is chosen exemplarily.
6.5.1 Architecture Overview
A popular family of DSPs in the markets for smart phones, tablets and multimedia
applications are the TMS320C64x processors from Texas Instruments Inc. [180, 181].
These architectures are based on a Harvard architecture and use in general 32-bit
wide data paths. VLIW parallelism is realized by a clustered VLIW approach: Two
sets with four parallel units each are equipped with a dedicated register file consisting
of 32 registers with 32 bit per register. The four units in each set have dedicated func-
tionalities: One for multiplications, two for differently constrained arithmetic and
logical operations and a fourth one for address calculations and load/store opera-
tions. The arithmetic operations support saturation for native fixed-point data types
with one integer bit (effectively the sign bit in a two’s complement representation)
and 31 fractional bits for 32-bit operands or 15 fractional bits for 16-bit operands.
Therefore, multiplications of fixed-point values with a different number of integer
and fractional bits requires pre- and post-processing source code which is provided
by vendor libraries.
The data sheets do not exhibit all required information to obtain architecture ef-
ficiencies. Furthermore, different DSP variants are available mainly differing in pe-
ripherals, power consumption and maximum frequencies. In this comparison, the
characteristics of the C64x+ core manufactured in a 90-nm technology are selected
for a variant with fmax = 1100MHz. The supply voltage is specified with 1.2V with
a typical average core current of 3013mA [181]. Information about the core area is
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almost unavailable. However, a very rough estimation can be derived from the die
photograph in a publication on a system with three C64+ cores manufactured in a
65-nm technology [6]. From this publication, it can be estimated, that three cores oc-
cupy about one fourth of the die size of 130mm2. In order to account for the memory
requirements the cache (another fourth of the die), which can be configured as SS-
RAM, is included in this comparison. Scaled to 90 nm, this estimation results in about
83mm2 for one core plus cache or equivalently 26MGE.
6.5.2 Software Modifications
Porting the SISO STS C code to the TMS320C64x platform is similarly fast as for
the fixed-point version of the IRISCfp architecture due to the provided fixed-point
vendor library. However, some further changes to the C-Code are necessary due
to the modular coding style and data encapsulation used for the SISO STS C code
implementation. For the sake of type-safety, the portable C code uses the fixed-point
structure data type for function call parameters (by value). Although this should not
result in different compilation results than directly using the integer data type, the
TMS320C64x compiler (release v6.1.11) does not inline those functions even if marked
for inlining. Disregarding the coding style and using pointers to parameters of inline
functions solves the problem for the TMS320C64x C/C++ Compiler v6.1.11. Memory
accesses and spilling normally associated with the use of pointers are eliminated by
compiler optimizations. According to vendor announcements, future versions of this
compiler are expected to not require this workaround any more. Furthermore, the
workaround does not affect the compilation result for the IRISC/IRISCfp compilers
and is thus now part of the portable C implementation.
It is questionable whether to account this specific code adjustment as porting ef-
fort or not. However, it is a very common problem that compilers, particularly those
for very specialized architectures, exhibit peculiarities requiring minor code modi-
fications. Therefore, the effort for this analysis and the adaptation is accounted by
half a day additionally to the porting effort experienced for the IRISCfp architecture.
The resulting porting effort estimation sums up to 1.5 d and yields an estimation of
P ≈ 168 /y. Re-writing the C code for the TMS320C64x platform from scratch re-
sults in an effort estimation of 4.5 d (3 d for the original portable C code plus 1.5 d for
porting) and thus a flexibility estimation of F ≈ 56 /y.
6.5.3 SISO STS Application Analysis
Similarly to the analysis for the IRISC and IRISCfp implementations, the cycle counts
plotted in Figure 6.6 are recorded for the same set of symbol vectors as for the previ-
ous analyses. The cycle count per node is surprisingly higher than for the plain RISC
implementation with native fixed-point support. Therefore, a static analysis of the
assembler code generated by the compiler is performed in order to obtain estimations
for the average ILP degree reached by the C64x+ software.
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Figure 6.6: Cycle count statisticsa for the SISO STS C application running on a TI
C64x+ core with native fixed-point support. Code Composer Studio
4.1.2.00027, TMS320C64x C/C++ Compiler v6.1.11, optimization level 3,
software pipelining, assuming no memory aliasing, cache enabled.
a 4× 4, 16QAM, SNR = 20 dB, Γ = 2.0, I = 4, fast i.i.d. Rayleigh fading, convolutional channel code,
rate 1/2, generator polynomials [133o, 171o], constraint length 7, 576 information bits per code word.
functionality instructions
VLIW
words
avg. instructions
per VLIW word
constraint checks, LEi,b generation 297 171 1.74
a priori enumeration 326 217 1.50
channel-based enumeration 477 295 1.62
enumeration control 206 143 1.44
tree-search control 391 233 1.68
Table 6.4: Static analysis of VLIW slot utilization. Code Composer Studio
4.1.2.00027, TMS320C64x C/C++ Compiler v6.1.11, optimization level 3,
software pipelining, assuming no memory aliasing, cache enabled.
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C64x+
AGE
[kGE]
fmax
[MHz]
P
[mW]
γ
[cycle]
Tnode
[ns]
ηE,node
[1/µJ]
ηA,node
[1/GE/s]
F
[1/y]
P
[1/y]
C64x core + cache [6, 181]a 26000 1100 2511 6074 5521.8 0.1 0.01 ≈56 ≈168
IRISC 209 434 42 7457 17151.1 1.4 0.28 ≈84 ≈504
IRISCfp 205 434 49 4838 11127.4 1.8 0.44 ≈63 ≈252
Studer et. al [167]b 56 197 — 1 5.1 — 3472.10 n/a n/a
Cae2sar64 175 215 73 1 4.7 2929.8 1228.88 ≈1 ≈2
Table 6.5: Efficiency comparison for the SISO STS C-code with native fixed-point
support runningc on a C64x DSP.
a Power scaled to Vdd = 1.0V according to Table 2.2, Section 2.2.2.
b Layout results according to [167] scaled from 250 nm to 90 nm according to Table 2.2, Section 2.2.2.
The architecture only supports 4× 4 MIMO with 16-QAM modulation.
c 4× 4, 16QAM, SNR = 20 dB, Γ = 2.0, I = 1, fast i.i.d. Rayleigh fading, convolutional channel code,
rate 1/2, generator polynomials [133o, 171o], constraint length 7, 576 information bits per code word.
The results are summarized in Table 6.4 separately for the different tasks of the
SISO STS application. The achieved parallelism degree of about 1.6 is far away from
the limit of eight parallel units. A reason for this issue is most likely the high amount
of data and control-flow dependencies already observed in the hot-spot analyses for
the IRISC/IRISCfp architectures. Furthermore, this issue is not only limited to STS
variants of sphere decoding. Similar problems have been experienced in [52, 105] for
the SSFE sphere-decoding algorithm implementation which provides a much more
regular data path with less control flow than the STS algorithm.
The overall efficiency summary is given in Table 6.5. Reasons for the very low
area and energy efficiency are mainly the very high core area as well as the high
power dissipation of this class of high-performance DSPs. Furthermore, the SISO
STS sphere-decoding application is not matching the VLIW architecture well. Here
again, efficiency improvements can be expected from an assembly implementation as
analyzed in [94], but at the cost of a portability reduction to the level of the assembler
implementations on application-specific processors discussed in the following section.
6.6 Specialized Processor: The Soft-Output
Sphere-Decoding ASIP
The experiences gained with the SISO STS implementations on the IRISC, IRISCfp and
the VLIW C64x DSP in the previous sections indicate that the flexibility and portabil-
ity provided by these platforms are paid by extreme costs in terms of energy and area
efficiency. The data and control-flow dependencies of the sphere-decoding algorithms
are the main reasons why a classical ILP/VLIW approach only gives marginal advan-
tages. Similarly, the classical data-level parallelism of single-instruction multiple-data
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(SIMD) approaches is not expected to bridge the efficiency gap except for algorithm
variants which aim at minimizing dependencies as presented in [52, 105].
One design option not yet investigated are application specific instruction-set pro-
cessors (ASIPs) which promise to allow for a wide trade-off between the efficiencies
of general-purpose platforms and those relatively close to monolithic ASICs. ASIPs
may cover a wide range in the design space as qualitatively sketched in Figure 2.2.
Thus, they provide sufficient freedom to identify the appropriate specialization de-
gree. ASIP design is far away from being a straightforward task since many design
decisions need to be taken while always being aware of the trade-offs between archi-
tectural efficiency and the resulting portability/flexibility.
In order to investigate an exemplary ASIP-based design point in the efficiency-
flexibility trade-off, an experimental ASIP architecture specialized for soft-output
sphere-decoding applications is developed as part of this work and two supervised
diploma theses [196,213]. A primary goal is sufficient flexibility in order to run differ-
ent hard-output and soft-output sphere-decoding algorithms covering both breadth-
first and depth-first approaches. In order to focus this experimental implementation
on the flexibility analysis and on the comparison against flexible implementations
available in literature (which support only the soft-output case), the soft-input sup-
port is omitted.
6.6.1 Analysis of Flexibility Requirements
In order to identify the functionality common to both depth-first and breadth-first
approaches and to obtain the flexibility requirements of both these approaches, the
control flow and the data flow are analyzed separately. The following subsections give
a short overview about the requirements derived from the control-flow and data-flow
analysis.
6.6.1.1 Control Flow Considerations
Abstracted examples of sphere-decoding control-flows for a breadth-first K-best traver-
sal and a depth-first traversal are depicted in Figure 6.7. The following discussion
briefly analyses these control flows and extracts potential commonalities suitable for
ASIP instruction-set extensions.
Breadth-first sphere-decoding approaches traverse the combinatorial tree of candi-
date symbols starting at the root by fully processing successively level by level without
stepping back to higher tree levels (Figure 6.7a). Based on a parent reference level i+ 1
and a reference list of partial symbol vector candidates, the candidate symbol nodes
for the current level i are computed and stored in an insertion list. For each descent
to a lower tree level, these lists are swapped in order to minimize the memory re-
quirements. Two nested loops are required for filling the insertion list. The outer loop
needs to step through the reference list of parents while the inner loop generates the
child nodes. The expansion degree of the children of a parent node differs among
the breadth-first algorithms and thus needs to be kept flexible. For instance, a K-best
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Figure 6.7: Abstracted exemplary control-flow examples for sphere-decoding algo-
rithms.
implementation needs to select the K best children among all parent nodes while
SSFE based approaches have no dependencies between the children of different par-
ent nodes. Therefore, the selection of enumerated nodes either requires no operation
in the case of SSFE algorithms or a complex sorting operation for K-best algorithms.
This sorting operation is typically realized by a heap-sort based algorithm utilizing
a partially sorted balanced binary tree. Inside this tree called heap, every subtree
stores its maximum metric at the root entry. With a fixed size of K entries, the final
heap stores the iteratively refined list of the K best nodes. By storing the candidate
node with the maximum metric at the heap root, a single comparison is required to
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determine if the heap needs to be updated. Heap insertions have a complexity propor-
tional to the tree height and thus to ⌈log2(K)⌉ in the case of K-best sphere decoding.
Pure ASIC solutions typically utilize very low values of K ≤ 16 allowing single-cycle
insertions and replacements. Even some ASIP implementations such as [11] use ded-
icated sorter units. However, the flexibility should not be limited to such low values
of K for the ASIP designed in this work, particularly to provide sufficient support for
soft-output.
Depth-first approaches traverse the combinatorial tree of candidate symbols also
starting at the root but first descending to a single leaf node with the most promising
metric (Figure 6.7b). During the descent, the path to the leaf node is saved as stack of
parent nodes and enumeration states (“push” operations in Figure 6.7b). The states on
the stack are recalled (“pop” operations in Figure 6.7b) when finishing the processing
on a lower tree level and proceeding with the enumeration on a higher tree level.
During the depth-first processing, every node needs to be checked against the pruning
constraint before a further processing step can be performed. Although the depth-
first approach does not exhibit explicit loops, the recursion can be formulated also in
a loop with explicit stack management as indicated in Figure 6.7b.
As a similarity between depth-first and breadth-first traversals a generalized loop
management can be identified, for instance for the enumeration of nodes and the pro-
cessing of (stored) lists of nodes. These loops may have more than just a single point
for loop continuation: For instance multiple paths lead to the parent-node list process-
ing in Figure 6.7a. Independently from the algorithm, most of the loop continuation
conditions originate from characteristic sphere-decoding states, e.g. the enumeration
state or the results of pruning checks.
Aside from the commonalities of loop management, the access patterns required
for node and state handling in different sphere-decoding algorithms (a stack for
depth-first and two lists for breadth-first) differ. However, for both the depth-first
and breadth-first traversal strategies, nodes, metrics and states need to be stored in
similar data records. Only the access patterns (stack, heap, FIFO) to this storage differ
and are thus dedicated for the application-specific flexibility of an ASIP. Therefore, a
flexible sphere-decoding ASIP architecture requires
• an efficient loop management. Other than traditional zero-overhead loops (ZOL)
with a fixed number of loop executions, the loops in the case of sphere decoding
are bound to special conditions originating from constraint checks, tree levels
and enumeration states.
• support for a flexible state and data record management bound to the current
tree level. Relative references to the previous and/or next tree level are required.
• support for flexible node and metric lists and/or history management.
6.6.1.2 Data Flow Considerations
For all sphere-decoding approaches, the data-flow similarities are significantly higher
than the control-flow similarities. This is mainly related to the underlying enumera-
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tion process which only operates on the current tree level and hence does not depend
on the tree-traversal policy. For enumerating the first child node for a parent node,
the best candidate node needs to be enumerated. Once a child node is enumerated,
the enumeration state is set up and the next best sibling candidate node can be enu-
merated. Assuming a column-wise enumeration as introduced in Section 3.5.3.1 and
also used in the Cae2sar architecture, every enumeration step requires the metric and
enumeration state update for one column and the selection of the node with the mini-
mum metric among all columns. This is identical for different tree-traversal strategies,
as long as a sequential execution is targeted as for this ASIP.
The use of an enumerated node is slightly different for depth-first and breadth-
first approaches. In the breadth-first case, a partial candidate vector s(i) and its metric
MP(s(i)) need to be stored, either in a simple list or on a heap as described in Sec-
tion 6.6.1.1. In the depth-first case, storing the node si and the metric MP(s(i)) on a
stack would be sufficient. However, for the sake of a unification with the breadth-first
approach, also the full partial vector s(i) can be stored.
Summarizing the data-flow aspects, a flexible sphere-decoding ASIP architecture
requires computational units for
• initializing the enumeration process for the current tree level by determining
the first child of a parent node. This includes the computation of zi according to
(3.37), the quantization to the best child candidate s
(1)
i and the computation of
its metricM′C(si).
• updating the enumeration state of a given tree level i by computing the next best
sibling node.
• computing the corresponding metrics as basis for decisions on the next enumer-
ated node s
(k+1)
i .
• a flexible and efficient storage for data records consisting of partial vectors s(i)
and their partial sum metricsMP(s(i)).
6.6.2 The Sphere-Decoding ASIP Architecture
Based on the flexibility requirements derived in Section 6.6.1, an ASIP architecture is
derived providing instructions and operands dedicated for the sphere-decoding task.
Data-level parallelism as realized in many breadth-first implementations is omitted
here since depth-first approaches would not benefit and since the overall area and
energy efficiency metrics will not change dramatically by a straightforward paral-
lelization with multiple ASIP instances.
The ASIP architecture is designed on the basis of the IRISC architecture as a syn-
thesizable processor model with the architecture description language LISA using the
Synopsys Processor Designer [176]. By using this processor design tool, all software
tools (assembler, compiler, linker, simulator, debugger) can be generated from the ar-
chitecture model. Furthermore, a compiler is available for the general-purpose part of
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Figure 6.8: The SD-ASIP architecture. Most standard data, address and control con-
nections already present in the IRISC architecture are omitted for clar-
ity. The functional units inherited from the IRISC base architecture are
shaded in a light-blue tone.
the SD-ASIP. Therefore, non-critical parts (e.g. one-time initialization or debug code)
of an application can still be programmed in the C language while only the critical
sphere-decoding part is programmed as assembler source code.
The SD-ASIP architecture is depicted in Figure 6.8. The parts already present in
the IRISC base architecture are shaded in a light blue tone in this figure. As already
observed for the Cae2sar architecture, the sphere-decoding extensions tend to add rele-
vant combinatorial delays. In order to keep the critical path reasonably short, a second
execution pipeline stage is added without changing the pipelining of instructions al-
ready present in the IRISC base architecture. Therefore, all operations located in the
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write-back stage of the IRISC remain at their position, only the stage is renamed to
EX2 for the SD-ASIP.
The architecture supports MIMO reception up to MT,max × MT,max with a mod-
ulation scheme up to 64 QAM. These maximum limits are realized as design-time
parameters. Within these limits, the actually used modulation order and the number
of antennas is under software control at runtime. In the following, MT,max = 4 is as-
sumed. The architectural features highlighted in Figure 6.8 are shortly summarized
in the following:
Two sphere-decoding fixed-point register files are available. A fixed-point register
file with 14 bit for each of the 8× MT,max registers (“FP regs.” in Figure 6.8) is
segmented into MT,max segments, thus eight registers are available on each tree
level. The symbol register file (“sym. regs.” in Figure 6.8) provides 16×MT,max
symbol registers, each with a word length of 6 bit. Also the symbol register file
is segmented such that 16 registers are available on each tree level. Both register
files are used for general symbol and metric operations as well as for the enu-
meration operations. These registers are accessed from the decoding pipeline
stage. Data dependencies to the pipeline stages EX2 and WB are resolved by
bypasses. No interlocking/bypassing is realized for dependencies between the
stages DC and EX1.
Special ZOL support includes nested loops as well as the loop continuation con-
trolled by a constant repetition count as well as several conditions common
for sphere-decoding algorithms. These conditions comprise for instance failed
pruning checks, failed heap insertions, finished enumeration, etc. Therefore,
this ZOL realization is a central efficient but flexible component to realize the
various different control-flow aspects of sphere-decoding algorithms. Since the
ZOL functionality is tightly bound to the program flow and thus the fetch mech-
anism, the ZOL unit is located in the PFE pipeline stage.
A dedicated candidate vector memory is available for storing candidates symbol
vectors. This memory is mainly active for breadth-first approaches, but also
useful for depth-first algorithms in case software pipelining approaches are ap-
plied to enumerate a node s
(k+1)
i+1 while descending from s
(k)
i+1 to its first child s
(1)
i .
A single word of the candidate vector memory comprises two symbol vectors
including their metrics, resulting in MT,max × 6+ 14 bit each. For MT,max = 4,
this results in 38 bit per vector candidate and 76 bit per candidate vector mem-
ory word. Each of the two half-words can be written independently by write
masks.
This memory layout is chosen to allow single-cycle decisions for heap-insertion
steps required for K-best implementations. Such a heap can be efficiently stored
and addressed in a linear array [157]. For this ASIP architecture, a heap is stored
in the candidate vector memory as exemplarily visualized in Figure 6.9: Each
pair of child entries (e.g. F and G) is stored in a single word of the candidate
vector memory. During heap insertion, for instance a candidate vector A already
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Figure 6.9: Exemplary heap stored in the candidate node memory.
replaced the previous heap root due to its lower metric. Afterwards, it needs to
be determined if A remains at the root (if its metric is larger than the ones of B
and C) or if it needs to be exchanged with the child with the maximum metric.
For the candidate vector memory always storing the two adjacent children in
a single word, such a heap-insertion step requires a single memory read to
determine if a parent entry needs to be handed down to a sub-heap. Overall,
the insertion of a candidate symbol vector into the heap can be achieved in
⌈2 log2(K)⌉ cycles. Although this approach is slower than the fully hardware-
implemented (but limited to low K values) sorter units such as in the ASIPs and
accelerators presented in [11, 90], it provides, in conjunction with the address
generation unit, a much more flexible use of the candidate vector memory to
the programmer.
An address generation unit (AGU) ensures the flexible use of the candidate vec-
tor memory for both depth-first and breadth-first algorithms. The flexibility is
provided by addressing schemes for stack (depth-first), heap (K-best and SSFE)
and FIFO (general handling of an ordered list of, for instance enumerated can-
didates) data structures. In order to off-load the application from these address
computations, the addresses are kept in dedicated implicit registers. These ad-
dress registers are updated automatically by the AGU upon accesses to the can-
didate vector memory. The address calculations include the current tree level
in order to realize independent address spaces—per tree level, if configured as
FIFO or stack, or per insertion/reference list, if configured as heap. This AGU
is one of the key elements to provide a flexible but still relatively efficient use of
the candidate vector memory.
Further functional units and instructions provide dedicated functionality for com-
puting the dot product and the quantization to obtain zi according to (3.37),
for advancing the enumeration state, for parallel metric computations for the
enumeration subsets, for minimum metric selection among the enumeration
subsets and for performing constraint checks against the pruning criteria. The
instruction set allows a fine granular use of these functional units in order to
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provide sufficient flexibility for the realization of different sphere-decoding al-
gorithms. This also enables software pipelining in order to efficiently handle the
latencies introduced by the pipelined processing.
Dedicated special-purpose register sets support selected functional units. A pro-
grammable mapper/demapper look-up table provides flexibility for the modu-
lation. A path history provides partial metrics and bit patterns of parent nodes
during enumeration and interference cancellation. The latter one also requires
the register storage for the matrix R and the input vector y˜. A radius table is
used for constraint checks and soft-output processing.
Initialization operations, particularly those for the dedicated register files are omit-
ted in Figure 6.8 for the sake of a clearer architectural overview.
6.6.3 Analysis of Sphere-Decoding Applications
For a design-time configuration with MT,max = 4 and 64 QAM as maximum mod-
ulation order (Qmax = 6), the core requires (without memories) an area of 119 kGE.
This is significantly more than required for the IRISC base architecture. However,
the program and data memory requirements can be significantly reduced due to the
high degree of specialization. Therefore, the SD ASIP program and data memories
can be reduced to 1024 words each. Including the additional symbol candidate vector
memory, this results in only 67 kGE for the memory in the SD-ASIP case compared
to 185 kGE for the GPP IRISC approach. Thus, the additional ASIP core complexity is
compensated by memory savings since the area of the base RISC system was highly
memory dominated. This results in a total area of 188 kGE for the SD-ASIP archi-
tecture with fmax = 285MHz when synthesized for a 90-nm standard-performance
standard-cell library.
The efficiency of this architecture depends on the application. Therefore, the fol-
lowing sections will shortly introduce and discuss efficiency and software flexibility
aspects of three representative applications: hard-output depth-first sphere decoding,
soft-output STS sphere decoding and soft-output K-best sphere decoding. The overall
efficiency and flexibility metrics are summarized in Table 6.6. Each application run-
ning on the SD ASIP is compared with a prominent ASIC implementation in order to
provide the efficiency and flexibility trade-offs.
The three application kernels are implemented in the ASIP’s assembly language.
The complexities of the assembler programs differ a lot between depth-first search
and breadth-first search. However, the effort for any reimplementation is estimated
by ten days for all assembler programs. The porting effort is the same as the reim-
plementation effort for such assembler programs. The implementation effort for the
ASIP and the ASIP tool chain are not accounted as the comparisons can only cover
the flexibility and portability achieved by a specific architecture rather than full design
methodologies.
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SD-ASIP
AGE
[kGE]
fmax
[MHz]
P
[mW]
γ
[cycle]
Tnode
[ns]
ηE,node
[1/µJ]
ηA,node
[1/GE/s]
F
[1/y]
P
[1/y]
SD-ASIP,a hard-output STSb 188 285 30 10.2 35.7 947 148 ≈25.2 ≈25.2
Burg et. al [24]c 34 197 — 1.0 5.1 — 5733 n/a n/a
SD-ASIP,a soft-output STSb 188 285 68 10.3 36.1 405 147 ≈25.2 ≈25.2
Studer et. al [167]c 56 197 — 1.0 5.1 — 3472 n/a n/a
SD-ASIP,a soft-output K-bestd 188 285 71 13.9 48.7 288 109 ≈25.2 ≈25.2
Guo et. al [63]c 97 288 — 0.6 2.0 — 5225 n/a n/a
Table 6.6: Efficiency comparisons for the selected sphere-decoding applications run-
ning on the SD ASIP including prominent ASIC counterparts.
a Synthesis results for a 90-nm, 1.0-V standard-performance standard-cell library with Synopsys Design
Compiler 2010.12-SP2 in topographical mode. Power estimations are obtained from gate-level power
simulations.
b 4× 4, 16QAM, SNR = 20 dB, Γ = ∞, I = 1, fast i.i.d. Rayleigh fading, convolutional channel code,
rate 1/2, generator polynomials [133o, 171o], constraint length 7, 576 information bits per code word.
c Layout results according to [24, 63, 167] scaled to 90 nm according to Table 2.2, Section 2.2.2. These
architectures only support 4× 4 MIMO with 16-QAM modulation.
d 4× 4, 16QAM, SNR = 20 dB, K = 5, I = 1, fast i.i.d. Rayleigh fading, convolutional channel code,
rate 1/2, generator polynomials [133o, 171o], constraint length 7, 576 information bits per code word.
6.6.3.1 Hard-Output Sphere Decoding
The program memory cycle-count profile is depicted in Figure 6.10 for the hard-
output depth-first sphere-decoding application. Two loops can be identified in this
profile. An outer loop handles all leaves, the pruning checks and the sphere-radius
updates. The inner loop searches for the next leaf by stepping up and down in the tree
depending on the results of pruning checks of partial candidate vectors s(i). Although
zero-overhead loops are used to realize the inner and the outer loop, the relative cycle
count varies within the loops. The reason for this behavior is the special feature of
the ZOLs realized in the SD ASIP which allows a coupling of the ZOL execution
and configuration with data-dependent results such as the outcome of pruning-check
instructions.
For this application, a hot-spot analysis is straightforward since just two nested
loops exist. The inner loop is executed one order of magnitude more often than the
initialization code. This ratio is relatively low but correlates well with the low number
of examined nodes required for hard-output sphere detection. Therefore, the initial-
ization code (addresses < 273) has a relevant influence on the detection complexity,
particularly for high SNR scenarios with a decreasing number of examined nodes.
Comparing the programmable ASIP which is capable to run up to 4× 4 64-QAM
MIMO configurations with the 4× 4 16-QAM hard-output sphere decoder reference
ASIC presented in [24], this kind of flexibility can be associated with an area efficiency
loss of a factor of roughly 38 whereas area efficiency gains of roughly 500 can be noted
when comparing to the SISO STS software implementations on the IRISC architecture.
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Figure 6.10: Program memory cycle-count profile for the hard-output depth-first
sphere-decoding application runninga on the SD ASIP.
a 4× 4, 16QAM, SNR = 20 dB, Γ = ∞, I = 1, fast i.i.d. Rayleigh fading, convolutional channel code,
rate 1/2, generator polynomials [133o, 171o], constraint length 7, 576 information bits per code word.
Although this comparison does not compare the very same algorithms it can give a
good impression about the efficiency domain this ASIP implementation is located at.
The hard-output application running on the SD ASIP has an overall average power
dissipation of 29.6mW. The ASIP core contributes 21.9mW. Further 7mW are con-
tributed by the program memory. The contributions from the data memory and the
candidate vector memory sum up to only 0.7mW and are thus negligible. A reason is
likely the high data locality of this depth-first algorithm. Furthermore, the core power
contribution is low compared to the soft-output approaches described in the follow-
ing sections since fewer costly horizontal enumeration steps and metric computations
are performed in the hard-output case.
6.6.3.2 Soft-Output STS Sphere Decoding
The program memory cycle-count profile for the soft-output sphere-decoding appli-
cation is depicted in Figure 6.11. The higher number of examined nodes required for
soft-output detection reduces the influence of the initialization code (addresses < 273)
significantly. The structure of the application is in parts very similar to the hard-out-
put detection application. First, two levels of nested loops can be identified. The
inner loop level contains two loops. The first inner loop is responsible for stepping
up and down through the tree levels searching for the first leaf as for the hard-output
case. The second inner loop iterates over subsequent nodes on the leaf level updat-
ing the tables containing ΛMAP,curi,b . As for the hard-output demapper, the outermost
loop is responsible for the tree-search continuation after finishing the processing of a
sequence of subsequent leaf nodes.
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Figure 6.11: Program memory cycle-count profile for the soft-output STS sphere-
decoding application runninga on the SD ASIP.
a 4× 4, 16QAM, SNR = 20 dB, Γ = ∞, I = 1, fast i.i.d. Rayleigh fading, convolutional channel code,
rate 1/2, generator polynomials [133o, 171o], constraint length 7, 576 information bits per code word.
For both inner loops, the special ZOL feature of tracking the results of enumera-
tion and constraint check operations is visible: The first inner loop responsible for the
tree traversal often exits after the first loop instruction whereas the second inner loop
responsible for the enumeration of leaves most often exits after three instructions.
In the area-efficiency comparison between this soft-output STS application run-
ning on the ASIP (up to 64 QAM) with the soft-output STS reference ASIC (16 QAM
only) [167], the difference makes up an area efficiency loss by a factor of roughly
23. Compared to the general-purpose RISC implementations, area efficiency gains of
roughly 500 can be noted (cf. Table 6.2 and Table 6.6).
Running the soft-output STS application, the SD ASIP has an overall power dis-
sipation of 68.5mW. This is a significant change when comparing against the hard-
output application and originates from two factors. On the one hand, metric compu-
tations, radius updates and constraint checks for leaf nodes are more complex and
relatively more frequent for the soft-output application. Furthermore, the influence
of the initialization code is significantly reduced by the higher number of examined
nodes. The main power dissipation increase originates from the ASIP core which is
responsible for 60.7mW. The contribution from the program memory is unchanged at
7mW. The data and symbol vector candidate memories contribute almost negligible
0.8mW.
6.6.3.3 Soft-Output K-Best Sphere Decoding
The program memory cycle-count profile of the K-best application (based on the al-
gorithm proposed in [63]) depicted in Figure 6.12 differs significantly from the depth-
142 Chapter 6. Flexibility and Portability Aspects for Sphere-Decoding Implementations
260 280 300 320 340 360 380 400 420
10−6
10−5
10−4
10−3
10−2
10−1
to
p
le
v
el
en
u
m
er
at
io
n
&
h
ea
p
cr
ea
ti
o
n
2n
d
le
v
el
en
u
m
er
at
io
n
&
h
ea
p
in
se
rt
io
n
fu
rt
h
er
le
v
el
s
en
u
m
er
at
io
n
&
h
ea
p
in
se
rt
io
n
s
L
L
R
g
en
er
at
io
n
program memory word address
re
la
ti
v
e
cy
cl
e
co
u
n
t
heap operations
Figure 6.12: Program memory cycle-count profile for the soft-output K-best sphere-
decoding application runninga on the SD ASIP.
a 4× 4, 16QAM, SNR = 20 dB, K = 31, I = 1, fast i.i.d. Rayleigh fading, convolutional channel code,
rate 1/2, generator polynomials [133o, 171o], constraint length 7, 576 information bits per code word.
first applications described in the previous sections. In principle, three parts of the
program can be identified: The top level enumeration and the enumeration of the
resulting children, the enumeration of all further tree levels and the generation of ex-
trinsic LLRs. The enumeration of the first tree level and its children is implemented
separately from the loop enumerating further tree levels in order to keep the source
code regular and thus limit the control dependencies within the loops. Aside from
the overall structure of the cycle-count profile, several very local hot-spots can be
identified. These hot-spots are loops containing only two instructions performing the
partial sorting operations on the heap of the K best nodes.
With the K-best application the ASIP has an average power dissipation of 71.3mW.
As for the soft-output STS application, this power contribution is dominated by the
core power of 62.1mW followed by the program memory power with 7mW. The
power contribution originating from the data memory is still low. However, the more
frequent use of the candidate vector memory increases its power dissipation to 2mW.
This is significantly more than for the STS approach as expected but still only a minor
contribution to the overall power dissipation.
An established K-best ASIC reference has been published in [63]. However, this
architecture uses a real-valued decomposition of the complex-valued MIMO detection
problem. Therefore, the node count used in the publication is not comparable with
the node count achieved with the complex-valued software realization on the SD
ASIP. For this reason, an approximate equivalent number of cycles per node metric
γ is derived from the throughput of one vector per 30 cycles achieved for K = 5
in [63]. With approximately 52.8 equivalent average complex-valued nodes per vector
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DSPs & ASIPs
2× 2, 64 QAM
AGE
[kGE]
fmax
[MHz]
P
[mW]
γ
[cycle]
Tnode
[ns]
ηE,node
[1/µJ]
ηA,node
[1/GE/s]
F
[1/y]
P
[1/y]
SD-ASIP 188 285 71 12.8 48.7 288.0 108.81 ≈25.2 ≈25.2
TTA ASIP [11]a 25 404 — 7.6 18.7 — 2140.55 n/a n/a
SB3500 [61, 91, 149] 3600 600 300 108.3 180.5 18.5 1.54 n/a n/a
C64x [91] 26000 1100 2511 138.9 126.3 3.2 0.30 n/a n/a
C64x, SSFE [52,105] 26000 1100 2511 946.0 860.0 0.5 0.04 n/a n/a
ADRES, SSFE [52,105] 185 400 376 6.2 15.5 171.5 348.56 n/a n/a
Table 6.7: Efficiency comparisons for the 2× 2 64-QAM breadth-first software im-
plementations on DSPs and ASIPs.
a ASIP core area only, scaled to 90 nm according to Table 2.2, Section 2.2.2. No program or data memory
is specified in [11]. Adding the area for the program memory might roughly double the total area.
(for same SNR and FER), this results in an equivalent estimation of γ = 0.6 as given in
Table 6.6. For the equivalent setup with K = 5, the K-best software implementation on
the ASIP requires approximately 13.9 cycles per node. This results in an efficiency loss
of a factor of 48 compared to a flexibility and portability gain of a similar magnitude.
6.6.4 Comparison of Breadth-First Software Implementations
Although the K-best sphere-decoding algorithm is not in the focus of this work, its
popularity in literature provides an interesting insight into flexibility and efficiency
trade-offs. The most common scenario for K-best implementations in the domain of
programmable architectures is a 2× 2 antennas 64-QAM MIMO reception. Table 6.7
lists both ASIP and DSP implementations known from literature for software imple-
mentations of the K-best algorithm and the relatively close SSFE algorithm. Since
several of these implementations use a real-valued formulation of the MIMO demap-
ping problem the equivalent number of Ne = 58.4 complex examined nodes is used
in order to enable an approximate comparison.
The transport triggered architecture (TTA) presented in [11] is specifically de-
signed for K-best algorithms supported by a dedicated sorting unit. It requires 441
cycles per vector resulting in an equivalent γ = 7.6. The architecture is programmed
in a dedicated assembler language. The architecture is highly specialized for the
K-best processing task and limited to K = 16. It has not been reported if the architec-
ture is able to run other sphere-decoding algorithms or higher antenna configurations.
Particular attention needs to be given to the fact that no program or data memory is
accounted for the TTA ASIP in [11]. The missing program memory area as well as the
high specialization to the K-best algorithm are likely to be reasons why the TTA ASIP
in [11] and the SD-ASIP in this work differ by a factor of almost 20 when comparing
the area efficiency ηA,node.
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Further K-best implementations with K = 8 are reported in [90, 91] for a Sand-
blaster SB3500 triple-core DSP platform [61,149] and a Texas Instruments TMS320C64x
DSP [180,181]. Other than the SD ASIP implementations in this work or the TTA ASIP
in [11], these K-best applications are written in C and compiled by the platform-spe-
cific C compilers. The authors in [91] do not specify the amount of architecture-spe-
cific specialization such as inline assembly.
As a breadth-first variant with less control dependencies, the SSFE is included in
this comparison because it provides few more of the very rarely available application-
specific software implementations of sphere-decoding algorithms. An instantiation
of the ADRES coarse grained array (CGA) processor template is introduced in [52,
105] with instruction-set extensions specifically designed for the SSFE algorithm. As
reference, the authors compare the SSFE C-code implementation for the ADRES core
with the C-code implementation on a TMS320C64x DSP.
From the comparison summary of the programmable 2× 2 64-QAM breadth-first
implementations in Table 6.7, the observation can be made that application specific
architectures provide a major efficiency improvement compared to established and
rising DSP architectures of roughly two orders of magnitude. However, ASIP realiza-
tions are—depending on the specialization degree—still approximately one order of
magnitude behind the efficiencies of ASIC implementations. Particularly for leading
edge applications such as for the MIMO transmission modes of LTE or HSPA, this is
a relevant factor as discussed in Chapter 7.
6.7 The Cae2sar Architecture Mapped onto an FPGA
Similarly as DSPs represent a common design decision for flexible signal-processing
software, FPGAs emerged as a standard option for flexible hardware implementa-
tions. FPGAs can provide a performance (in terms of throughput or latency) only
about one order of magnitude lower than a dedicated ASIC realization. For many
applications such as prototyping this performance is often sufficient. Even products
such as commercial SDR platforms like the SDR-4000 [165] as well as measurement
equipment from well known companies like Rohde & Schwarz [147], Tektronix [179]
and Agilent [7] make extensive use of FPGAs.
Efficiency analyses of FPGA implementations of RTL designs usually suffer from
a lack of physical metrics. Instead, FPGA implementations are mainly characterized
by the number of utilized look-up tables, multiply-accumulate units, block memo-
ries or further dedicated functional units. These unit counts are hardly useful for
a realistic complexity or area comparison, especially when considering FPGAs from
different vendors. Particularly, exact device area measures for commercial FPGAs
are usually unavailable. Thus, a precise efficiency comparison with ASIC or software
implementations is almost impossible.
However, it is possible to derive very rough estimates for the area of a Xilinx
Virtex II-Pro 100 device manufactured in a 130-nm CMOS process from an analysis on
the reliability of FPGA devices under influence of radiation [175]. From a cross section
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Virtex II-Pro FPGA
AGE
[kGE]
fmax
[MHz]
P
[mW]
γ
[cycle]
Tnode
[ns]
ηE,node
[1/µJ]
ηA,node
[1/GE/s]
F
[1/y]
P
[1/y]
Cae2sar64, FPGAa 17500 13 — 1 76.2 — 0.8 ≈2 ≈84
IRISC 209 434 42 7457 17151.1 1.4 0.3 ≈84 ≈504
Cae2sar64 175 215 73 1 4.7 2929.8 1228.9 ≈1 ≈2
Table 6.8: Efficiency comparison for the SISO STS Cae2sar VHDL code on a Xilinx
Virtex II-Pro 100 FPGA.
a Estimations for a Xilinx Virtex II-Pro 100 device with 30% utilization based on [175, 214] and scaled
from 130 nm to 90 nm according to Table 2.2, Section 2.2.2.
of approximately 1× 10−7 cm2/bit and about 34Mbit configuration memory [214], a
lower bound for the device area can be given by about 340mm2 in a 130-nm technol-
ogy or 163mm2 in a 90-nm technology. This corresponds to about 52MGE for the
device, resulting in a 16-MGE equivalent for the FPGA implementation of the Cae2sar
architecture which utilizes about 30% of the FPGA resources. This number matches
the rule-of-thumb that FPGA devices require about two orders of magnitude more
area than an ASIC implementation, which would result in approximately 17.5MGE
for the Cae2sar architecture. Although this approximation allows a numerical com-
parison, it needs to be considered that the Cae2sar architecture does not explicitly
exploit the functionality available on the FPGA. In general, mappings of RTL designs
on FPGAs have the issue that the look-up tables or the word lengths available for
hard-wired units (for instance multiply-accumulate units) are often used only par-
tially. Thus, the FPGA utilization can only be used as an indicator for the silicon area
costs rather than a precise metric.
With this rough estimation of the area costs associated with an FPGA realiza-
tion and the experience gained by the VLSI and FPGA prototype implementation
of the Cae2sar architecture, a very interesting design point in the efficiency-flexi-
bility trade-off can be identified. The resulting efficiency metrics scaled to a 90-
nm technology are summarized in Table 6.8. The design time for the RTL code is
exactly the same as for the Cae2sar ASIC architecture, estimated by half a person
year plus the porting effort (integration and verification) of three days. Therefore,
the reimplementation effort of the FPGA and ASIC variants of the Cae2sar architec-
ture only differ by the effort for a tapeout. The porting effort is estimated by only
three days since the Cae2sar architecture does not exploit any features specific for an
FPGA or a certain standard-cell library. It is interesting to observe that the overall
area efficiency of the FPGA (ηA,node ≈ 0.8 /GE/s) is in the same range as for the
IRISC implementation (ηA,node ≈ 0.3 /GE/s), although the FPGA implementation is
roughly two orders of magnitude faster (13.1× 106 nodes/s) than a GPP RISC pro-
cessor (58.3× 103 nodes/s). Of course, this observation is specific for the SISO STS
application used here. Since the RTL implementation does not utilize specific FPGA
or standard-cell library features, the portability index is much nearer to the RISC and
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DSP implementations than to the ASIC implementation whereas the flexibility index
clearly shows the increased redesign effort for RTL hardware descriptions compared
to software realizations.
6.8 Efficiency-Flexibility Trade-Off Summary
In the previous sections, quantitative efficiency data and flexibility/portability esti-
mations have been collected for various sphere-decoding algorithms and applications.
This data gives an insight into the trade-off ranges covering multiple orders of mag-
nitude. The summary of this design space is visualized in Figure 6.13. This overview
shows a range of five orders of magnitude for the normalized area efficiency range
between C-code implementations and ASIC implementations. At the same time, a
flexibility range of two and a portability range of almost three orders of magnitude
is available. RTL hardware descriptions, assembler and C-code implementations are
clearly separated.
The SD ASIP (including program and data memories) introduced in this work
achieves a relatively good area efficiency and portability/efficiency when compared to
the RISC and DSP implementations. The low efficiency results for the DSP and FPGA
sphere-decoding implementations are slightly disillusioning though reasonable. A
reason for this observation are most likely the data and control-flow dependencies
inherently present in sphere-decoding applications. Therefore, these properties might
be different for other applications and algorithms.
Another observation can be made based on the difference between the reimple-
mentation and the porting effort by comparing the portability index and the flexibil-
ity index in the two plots in Figure 6.13. These shifts visualize the definition of the
flexibility and portability metrics. Particularly for assembler implementations, both
metrics are identical whereas for the C-code the code reuse between different architec-
tures can be identified by the shift between the flexibility and portability plots. This
property of code reuse can be identified best for the FPGA implementation since the
(re)implementation, simulation and verification of a synthesizable RTL architecture
is an effort higher than for a software implementation. However, RTL code reuse
and thus its porting to a different FPGA platform is an effort nearly as low as for
general-purpose C code as long as no special FPGA features are used.
Overall, the approximate quantitative trade-off comparisons shown in Figure 6.13
give a good impression of the design-space for sphere-decoding applications. The
imprecisions inherent in the implementation effort estimations and the normalized
efficiency metrics ηA,node, ηE,node are considered acceptable when comparing sphere-
decoder implementations covering efficiency ranges of several orders of magnitude as
in Figure 6.13. Efficiency differences of a factor such as 1.57 between the IRISC and
the IRISCfp implementations almost disappear in this large-scale overview. In such
a selection process further important parameters beyond normalized efficiencies play
an important role such as constraints for error rates, minimum throughput, latency,
etc. These issues will be discussed and analyzed extensively in Chapter 7.
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Figure 6.13: Approximate quantitative overview for the trade-offs between normal-
ized area efficiency ηA,node and flexibility/portability.
Considering the role of portability and flexibility metrics for a real product, the
portability definition describes quite well the property of a software implementation
and its perception by developers. However, the attempt to apply a flexibility metric
similarly to [18] still raises open questions, particularly when comparing the subjec-
tive perception of the term flexibility with the flexibility metrics for the FPGA and
DSP implementations. An aspect not covered by this metric definition is the risk of
costly recalls for fixing and exchanging deployed devices. Considering a risk met-
ric as part of a flexibility metric likely pushes ASICs and highly specialized ASIPs
further away from general-purpose solutions. Although such risk management as-
pects are very important for product decisions, risk metrics are beyond the scope of
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this work. However, the effort metrics derived in this chapter can provide one of the
many components required for risk assessment.
Chapter 7
Trade-Off Analysis for MIMO
Demapping Architectures
The efficiency analyses in the previous chapters provide area and energy-efficiency
comparisons, either based on best-case assumptions as in Chapter 5 and Table 5.3 or
based on an SNR-independent sphere-decoding specific metric as in Chapter 6 and
Figure 6.13. Similarly, comparisons of MIMO demapper architectures in the literature
(e.g. [21, 168]) traditionally focus on single worst/best-case assumptions or compar-
ison scenarios tuned for a specific statement. However, none of these analyses and
comparisons properly links the SNR-dependent algorithmic performance with archi-
tectural efficiency measures. Without the consideration of algorithmic measures such
as the FER or the spectral efficiency ηS, a considerable aspect is missing in the ar-
chitecture comparison exactly as hardware costs and efficiencies are missing in pure
algorithmic error-rate discussions.
The promising FER gains obtainable with SISO MIMO demapping provide a ma-
jor motivation for signal-processing hardware architects to design more and more
complex MIMO demapper architectures. Therefore, it is necessary to include both
the algorithm and hardware aspects in a reasonable efficiency comparison approach.
Particularly, variable-throughput iterative demapping/decoding systems are able to
trade-off area and energy efficiency against communication performance. Therefore,
pure architectural comparisons typically limited to a single operating point are not
sufficient. Instead, the analysis of this trade-off is an essential prerequisite when
planning an effective iterative MIMO demapper/decoder architecture.
Steps towards such a trade-off analysis are applied in [108] and [171]. In these
publications, the comparability of the algorithmic performance is realized by a fixed
BER or FER constraint. For this constraint, the detection complexity metrics (number
of metric calculations in [108], 1/ηA,B in [171]) are plotted over the minimum achiev-
able SNR for individual points of operation. Further aspects such as latency and
energy efficiency are not considered.
Therefore, this chapter generalizes the analysis approaches in [108, 171] and de-
rives a comparison approach that enables comprehensive trade-off analyses between
architectural and algorithmic properties for large parameter sets. The approach com-
prises four major preparation and analysis steps:
1. Acquisition of simulation data and modeling architectural properties: The
basis for an extensive analysis of algorithmic and architectural efficiencies are
simulations which yield for instance error rates or pseudo-complexity metrics
such as the number of examined nodes for every set of parameters (e.g. SNR,
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modulation, channel code, clipping value, iterations). Models for architectural
properties, such as the throughput defined by (5.22) for the Cae2sar architec-
ture or the cycle-count analyses in Chapter 6, allow the deduction of hardware
metrics from bit-true simulations.
2. Applying constraints: Constraining algorithmic measures (e.g. the FER) and ar-
chitectural measures (e.g. area, throughput and latency) provides a way to spec-
ify identical conditions for comparisons. Depending on the constraints chosen,
this approach allows to focus on comprehensive single-dimension trade-offs (e.g.
chip area vs. minimum achievable SNR) while other parameters (e.g. through-
put, latency, FER) are fixed by constraints. Such a perspective is well suited to
the requirements defined by wireless communication standards. Furthermore,
irrelevant points of operation are discarded.
3. Selection of optimal operating points: Many transmission-independent re-
ceiver parameters (e.g. the clipping value for STS SD or the parameter K for
K-best SD) and transmission parameters (e.g. the modulation or the channel
code) span a huge design space with multi-dimensional trade-offs. This parame-
ter space contains plenty of possible points of operation, even after constraining.
After applying the constraints, those points of operation can be selected which
optimize a specific optimization criterion such as energy efficiency or spectral
efficiency.
4. Analyses and comparisons: For a fixed set of constraints and optimization cri-
teria, the SNR-dependent characteristics of different demapper architectures can
be compared for reasonably identical conditions. Furthermore, the results of
different constraints or optimization criteria can be compared in order to ana-
lyze selected aspects of the multi-dimension trade-offs fixed by the selection of
constraints.
In order to demonstrate this comparison approach, these steps are discussed in
detail based on two variants of the Cae2sar architecture and selected architectures
from the literature. For the sake of clarity of the discussion and plot legends, the
following naming conventions are used for the two Cae2sar variants: Cae2sar is used in
the following for the flexible 4× 4 64-QAM SISO variant whereas Cae2sar SO is used
for the flexible 4× 4 64-QAM soft-output-only variant. The operating mode (MT, Q,
Γ, I, . . . ) is specified if needed.
In Section 7.1.1, the aspects of simulation data are discussed. For deriving archi-
tecture properties from this simulation data the throughput equations and analyses
from Chapter 5 and Chapter 6 are used. The constraints used for the MIMO demapper
analysis in this chapter are introduced in Section 7.1.2 and successively applied to the
Cae2sar architecture in Section 7.2 and Section 7.3. Jointly with the application of con-
straints, the optimization of energy efficiency and spectral efficiency is demonstrated
in these sections. Furthermore, a special focus is put on the analysis of the trade-off
between area requirements and spectral efficiency in Section 7.3. This analysis can
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be used to derive minimum hardware requirements (under the selected constraints)
for SISO demappers necessary to achieve benefits over non-iterative demappers. The
comparison and analysis of the Cae2sar variants and demapper architectures from the
literature is discussed in Section 7.4 for a selected set of constraints. Furthermore,
the analysis approach is applied to iterative demapper/decoder system models in
Section 7.5 providing estimations for architectures including both demapper and de-
coder architectures.
7.1 Comparability Issues
Although absolutely necessary, the analysis of MIMO demapper characteristics is not
straightforward and thus rarely tackled. The complexity of such an analysis is driven
by the system scenario (SNR, channel model, antennas, modulation, channel code,
etc.), the receiver parameters (demapper clipping factor Γ, demapper/decoder itera-
tions, decoder iterations, etc.) and various contradicting optimization targets (area,
throughput, latency, energy consumption, FER, etc.). These parameters and optimiza-
tion targets need to be carefully selected in order to allow a comparison of the various
demapping architectures under identical scenarios achieving (nearly) the same algo-
rithmic performance. A valuable step towards such an analysis is given in [171, Chap-
ter 6]. This trade-off analysis for combinations of various MIMO-demapper and chan-
nel-decoder architectures already gives valuable hints about trade-offs between the
area efficiency ηA,Θ and error rates. However, this analysis is limited to the aspects of
area efficiency and FER for a single modulation scheme. Latency or energy-efficiency
aspects are not considered although both play an important role when discussing
advantages and disadvantages of iterative demapping and decoding architectures.
The approach derived in the following sections provides a perspective to answer
several essential questions:
• How to evaluate a single variable-throughput demapper architecture? Even if
the demapper has a constant throughput for a single iteration, the variable num-
ber of demapper/decoder iterations results in a variable system throughput.
Similarly, many MIMO demappers provide several further parameters to trade
throughput versus FER. For a reasonable analysis, the parameter space needs to
be reduced for instance to a subset of optimal operating points.
• How to define optimal operating points? Due to the trade-offs between effi-
ciency and error rates, contradicting optimization targets are possible such as
error rates, spectral efficiency, throughput, energy consumption, latency, etc.
• How to obtain reasonable estimates for an iterative demapper/decoder hard-
ware? Demapper and decoder components are available in literature, but an
iterative demapper/decoding hardware architecture has not yet been published.
Before undertaking the effort of designing such a system, it is necessary to ob-
tain efficiency estimates to support architectural design decisions.
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architecture soft bits FER simulation type design level
Cae2sar SISO bit-true fixed-point architecture
emulation on an FPGA
gate level
STS SD [167] soft-out floating-point algorithm simulation layout
depth-first SD [24] hard-out floating point algorithm simulation layout
MMSE-PIC [168] SISO floating-point algorithm simulation measurement
MMSE [65] soft-out floating-point algorithm simulation FPGAa
MMSE [26] hard-out floating-point algorithm simulation layout
Table 7.1: FER simulations and measurements founding the basis of the analyses in
this chapter.
a Although only FPGA synthesis results are available in [65], an estimation can be given based on [26]
and the observation that the soft-output extensions require about 10% more logic resources.
• How to establish a fair comparison for iterative demapper/decoder systems?
Due to the various trade-offs between architectural efficiencies and algorith-
mic efficiencies, simple comparisons just based on a single area-time product
or area-efficiency metric do not cover further properties such as error rates, la-
tency, etc. Therefore, the definition of a consistent scenario is essential for a fair
comparison. However, it can be expected that the comparison result will differ
depending on the scenario due to the multi-dimensional trade-offs inherent for
these architectures.
• Under which constraints do iterative demapper/decoder architectures lead to an
economical product or communication system? Which device costs and battery
recharge cycles does a user accept? Due to the trade-offs between efficiency and
FER, vendors might be able to provide a range of receiver architectures between
the low-end fulfilling the minimum requirements of communication standards
and the high-end providing exceptional throughput and communication perfor-
mance.
7.1.1 Simulation Data Generation
An important requirement for a reasonable comparison is the analysis under identical
operating conditions. In the case of BICM-ID MIMO communications, this refers
particularly to the channel model, the number of antennas and the modulation as
well as the interleavers and the channel code (code type, rate, generator polynomials,
block length). The comparability of plain literature results is hardened by the variety
used parameter sets. Thus, the comparison of plain numbers from publications is
mostly insufficient.
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The only way to achieve identical operating conditions is the simulation of all
architectures under a consistent system scenario. However, bit-true simulation mod-
els of these architectures are generally not available. Hence, a compromise between
the accuracy of bit-true architectural simulations and algorithmic floating-point sim-
ulations needs to be considered: In many publications, the design parameters and
fixed-point word lengths are selected in a way that error rates do not degrade signif-
icantly compared to the floating-point FER performance. Therefore, the compromise
of using floating-point simulation results in order to obtain FER characteristics is con-
sidered to be acceptable for the derivation of the comparison approach in this chapter.
The FER simulation types used in this chapter are summarized in Table 7.1.
Due to the extensive simulation effort required to generate a sufficient data basis
for comparisons, the simulations performed for this work can only focus on a set of
selected algorithms and architectures. The decision for this selection is dominated by
the question under which conditions iterative demapping/decoding is reasonable for
VLSI implementations. Since the only SISO MIMO demapper architectures published
so far are the MMSE-PIC and the Cae2sar architectures, these architectures as well as
the corresponding hard-output and soft-output MMSE and SD variants are chosen for
the extensive comparisons as listed in Table 7.1. Due to the high number of parameter
sets, the simulations of these algorithms and architectures yield in total an enormous
amount of approximately 2× 1012 simulated information bits. Most of these sim-
ulations are bit-true architecture simulations of the Cae2sar architecture because the
exploration of the clipping parameter Γ requires approximately ten times more simu-
lations for the Cae2sar core than for other architectures. This is achieved with the help
of a massively parallel simulation cluster for the algorithmic simulations and with an
FPGA accelerator for the bit-true architectural evaluation of the Cae2sar architecture.
Therefore, other MIMO demapping approaches such as K-best sphere-decoding are
covered in the analysis discussion by estimations rather than simulations.
7.1.2 Towards Comparability: Algorithm and Hardware Constraints
A key point of a reasonable architecture comparison is the need to perform the “same”
task under identical conditions1 (channel model, SNR, channel code, etc.) on all
architectures. This task does not only include the demapping of a received MIMO
symbol vector but also reaching a target error rate. These error rates must not be
obtained at the demapper output, since such error rates represent hard demapper
decisions. Since the majority of demappers discussed in this work is able to generate
soft-output information, the relevant error rates need to be obtained at the channel
decoder output. In most cases it is not possible nor reasonable to tune the parameters
of a demapper (if available at all) such that all comparison candidates achieve exactly
1Unless noted differently, throughout this chapter a system with a 4× 4 MIMO i.i.d. Rayleigh fading
channel, perfect channel knowledge at the receiver and SQRD [212] is used. The BICM transmission
is set up with a convolutional channel code (rate 1/2, generator polynomials [133o, 171o], constraint
length 7) decoded by a max-log BCJR channel decoder with perfect termination knowledge and a
random interleaver corresponding to 576 information bits.
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constraint unit description
CFER 1 maximum frame error rate constraint; throughout this chap-
ter, a frame is equal to a code word
CA kGE maximum silicon area constraint
CL µs maximum latency constraint for processing a code word, ap-
plied to the demapper or both the demapper and the de-
coder depending on the analysis perspective
Cθ,v Mvect/s minimum symbol-vector throughput constraint
Table 7.2: Constraint definitions.
the same FER at all SNR operating points. Furthermore, not all algorithms cover the
same SNR range. A viable approach for a consistent FER setup is proposed in [171].
This approach requires that the FER is lower than the worst-case specifications of a
communication standard. When an architecture cannot satisfy this requirement CFER
any more, it is considered to be out of its valid operating range.
A further constraint imposed by many communication standards concerns the
latency for acknowledging packets. However, standards only specify a total latency
without constraining the single receiver components. Therefore, the latency constraint
CL acceptable for the demapper depends also on the rest of the system.
Throughput constraints are given more implicitly in various standards. In WLAN
for instance, the channel bandwidth and the modulation can be changed in a certain
limited range but the selected bandwidth needs to be fully served. In systems like
LTE, the throughput can be adjusted by fine granular resource blocks (a set of OFDM
subcarriers) allocated by the base station for a mobile terminal. Therefore, certain
minimum symbol-vector throughput constraints can be derived. Depending on the
standard, an architectural throughput higher than such a minimum throughput is
possible for high-end receivers.
The possibility to scale the architecture throughput by multiple demapper in-
stances directly links to economical aspects. Although CMOS technology scaling
allows to integrate more and more transistors on an affordable die area, area still
represents a considerable cost factor. As long as only throughput and area are con-
sidered, the area-efficiency metric ηA,Θ is well suited. However, it has two major
disadvantages: First, latency can no be derived from a system characterized by an
area-efficiency metric. Second, an area-efficiency metric neglects that a fractional
number of instances does not represent a valid design point. For these reasons, the
area-efficiency metric ηA,Θ is dropped in most of the following discussions. Instead,
non-normalized throughput, latency and area metrics are required. Therefore, four
major constraints will be covered and successively applied in this chapter as summa-
rized in Table 7.2: An FER constraint CFER, an area constraint CA, a latency constraint
CL and a symbol-vector throughput constraint Cθ,v.
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7.1.3 Special VLSI Considerations
The various design stages of semi-custom VLSI design flows as well as the progress
of CMOS technology scaling require certain notes in order to rank the comparisons
with published architectures correctly. In the strict sense, architectures can only be
compared if designed in the same CMOS technology with the same standard-cell li-
brary under the same synthesis and layout parameters. However, this requirement
cannot be fulfilled for comparisons with most publications. Therefore, a comparison
inaccuracy needs to be accepted. This inaccuracy arises from the virtual technology
scaling of architectures to a reference technology by the CMOS scaling rules sum-
marized in Section 2.2.2. According to [133], the physical characteristics follow these
scaling rules quite well down to 90 nm if not too many technology steps are spanned.
Under these conditions, the inaccuracy introduced by such a virtual scaling can be
considered acceptable. Since the Cae2sar architecture has been synthesized for a 90-
nm UMC standard cell library,2 reference architectures from literature are scaled to
90 nm and to a supply voltage of 1.0V throughout this chapter.
Furthermore, various architectures published in literature or designed as part of
this work provide area, timing and power characteristics on different implementation
levels. All numbers available for the Cae2sar architecture are resulting from gate-level
synthesis results and simulations. The tapeout and measurements of the Cae2sar chip
is still ongoing research at the time writing this work [21]. Other architectures are
based on layout results (e.g. the soft-output STS architecture in [167]) or chip mea-
surements (e.g. the MMSE-PIC architecture [168]). Although the accuracy increases
from gate-level results down to the measurements on a real chip, today’s design flows
are—at least for a 90 nm technology—sufficiently precise such that differences of less
than 10% to 20% can be expected for the Cae2sar architecture [21]. Furthermore, even
manufactured chips have a certain variance due to process variations.
Therefore, comparisons between Cae2sar gate-level results and MIMO demapper
implementations in literature (layout simulation and chip measurements) are consid-
ered acceptable in this chapter, in particular because the focus of this chapter is rather
on the comparison methodology than on the ranking of existing MIMO demappers.
7.2 Single-Component Single-Modulation Analysis of
the Cae2sar Architecture
Before an iterative system consisting of both a demapper and a decoder hardware
block can be analyzed, it is necessary to first find a way to handle the various param-
eters such as the clipping parameter Γ, the number of iterations I or the modulation
order. Every single parameter set results in individual curves for FER, ηS, ηA,Θ, ηE,
etc. For a set of six iteration settings, eleven clipping values and three modulation
2All results for the Cae2sar architecture are based on gate-level synthesis and power simulations for
a UMC 90-nm CMOS standard-cell library run with the Synopsys Design Compiler 2009.06-SP4 in
topographical mode.
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schemes, this results in 198 different characteristics spreading over several tens of dB.
A reasonable comparison of different architectures is not possible by such individual
parameter sets. Thus, this section focuses on the analysis of a single modulation of
the Cae2sar core first before a strategy for comparisons against other architectures is
derived in Section 7.3.
A first important step is to condense the receiver-controlled clipping and itera-
tion parameters to a single curve of valid and pareto-optimal operating points per
modulation. Many different targets such as minimum error rates, maximum energy
efficiency, maximum throughput, etc. may serve as optimization criterion. In order to
comply with the needs of mobile wireless terminals, the optimization criterion used
in the following sections for a single modulation are those points achieving the max-
imum energy efficiency for a FER < CFER. For one-node-per-cycle architectures but
also other architectures this correlates well with the maximum throughput optimiza-
tion target.
For the Cae2sar architecture, the effective demapper symbol vector throughput
Θv,dem and the information throughput Θdem in an iterative system can be obtained
by
Θv,dem = fclk · 1
E[Ne,cum] + I
[vect/s] (7.1)
Θdem = rQMTΘv,dem [bit/s] (7.2)
as defined in Section 5.7. Similarly, the contribution of a single Cae2sar core to the
demapper latency Ldem for a code word with Ncw information bits can be estimated
by
Lv,dem =
E[Ne,cum] + I
fclk
[s] (7.3)
Ldem = Lv,dem · NcwrQMT [s] (7.4)
with Lv,dem as the average latency of a single symbol vector.
To this point, throughput and latency metrics are based on the average number
of examined nodes. This abstraction includes an uncertainty as pointed out in [171].
According to [171], a demapper/decoder system implementation needs to schedule
the demapping effort among the different vectors forming a code word according
to a given budget of cycles in order to provide a guaranteed worst-case code-word
throughput and latency. However, the implementation of such a scheduling approach
is out of the scope of this work.
Based on this throughput achievable by the Cae2sar architecture the energy effi-
ciency ηE can be derived. If continuously running at 100% load, the energy per de-
coded bit can be obtained by (Pd + Ps)/Θ. Since the definition of ηE in Section 2.2.3
refers to only correctly decoded bits, the factor (1− FER) representing the ratio of the
correctly decoded frames needs to be considered. Therefore, the energy per correctly
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decoded bit is given by (Pd + Ps)/Θ/(1− FER) leading to the energy efficiency for a
demapper at 100% load:
ηE,dem =
Θdem(1− FER)
Pd + Ps
. (7.5)
In case the demapper is run at a symbol throughput Cθ,v significantly below the
achievable symbol vector throughput Θv with a utilization ρutil ≪ 1 given by
ρutil =
rMTQCθ,v
Θdem
(7.6)
and without power-gating approaches, the contribution of the static power Ps needs
to be considered separately by
ηE,dem =
Θdem(1− FER)
Pd +
1
ρutil
Ps
. (7.7)
Since however, the static power in 90-nm technologies often does not exceed a few per-
cent of the dynamic power (approx. 1% to 2% for the gate-level power simulations of
the Cae2sar architecture) and since the following investigations concentrate on operat-
ing points near 100% load, (7.5) will be used throughout this chapter. Furthermore,
low-power technology is able to provide efficient power-gating mechanisms today in
order to achieve an energy efficiency near (7.5) even in low-throughput conditions.
7.2.1 Identifying Valid Points of Operation
Selected plots of the analysis for a single parameter set of a single Cae2sar core are
depicted in Figure 7.1. The parameters are chosen arbitrarily (I = 2, Γ = 0.00625, 16
QAM), since this section focuses on how valid operating points can be selected based
on the applied constraints. The variable-throughput characteristic caused by the STS
algorithm can be observed from both the graphs of the cumulated examined nodes
E[Ne,cum] and the throughput. Furthermore, the energy efficiency ηE degrades by the
factor (1-FER) for high error rates below 14dB.
It is important to note, that only a part of this single parameter-set characteristic
is relevant for comparisons at all. In Figure 7.1 the FER constraint CFER is not ful-
filled for any operating point below 15dB. Therefore, all points below 15dB must
not be considered for any comparison at all. For a single parameter set, this cut dis-
cards particularly the most inefficient points of low throughput which are subject to
steady criticism of the variable-throughput depth-first sphere-decoding algorithms.
Nevertheless, the remaining operating points still have a variable throughput.
The application of further constraints such as Cθ,v and CL is possible in the very
same manner. For the sake of clarity, the discussion of the single Cae2sar core is limited
to the single FER constraint CFER throughout this section.
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Figure 7.1: Exemplary FER, throughput and energy-efficiency graphs for the Cae2sar
architecture in a 4× 4 16-QAM mode with Γ = 0.00625 and two demap-
per/decoder iterations (I = 2) with the standard convolutional code with
r = 1/2.
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7.2.2 Selecting Optimal Points of Operation
In Figure 7.2, the individual characteristics of 66 selected parameter sets are depicted
for a 4× 4 16-QAM modulation with I ∈ {1, . . . , 6} demapper/decoder iterations and
eleven clipping values covering the range between quasi hard-output performance
(Γ = 0.0015625) and full precision LLRs (Γ = ∞). Only for this limited set of param-
eters, the range of operating points achieving 2% FER spans more than 7dB and
several orders of magnitude in terms of throughput and energy efficiency, thus pro-
viding multiple valid points for a given scenario.
By applying this FER constraint, a major motivation for SISO MIMO demapping
architectures is considered: The minimum SNR operating point and the SNR gains
achievable by iterative demapping/decoding can be identified and compared with
other implementations. However, the application of an FER constraint is also possible
with pure algorithmic simulation results. Thus, an important aspect is the link to the
architecture efficiency, currently limited to the demapper perspective but extended to
the demapper/decoder system perspective in Section 7.5.
The selection of operating points among the CFER-constrained points can be per-
formed with various optimization targets such as a minimum error rate, a maximum
throughput, a minimum latency, a maximum energy efficiency, etc. However, several
of these targets do not need to be “optimal” but just “good enough” such as the FER
or the latency. Depending on the targeted communication standard, also the through-
put needs to fulfill just certain minimum requirements derived for example from the
bandwidth occupied by a transmission mode. Therefore, such metrics are rather sub-
ject to constraints than to optimization in this work. However, the energy efficiency
ηE is an optimization target corresponding to the urgent needs of modern battery-
driven mobile communication terminals. Furthermore, a high energy efficiency corre-
lates well with a high maximum throughput for a single variable-throughput iterative
MIMO demapping architecture.
The characteristics of those points of operation forming the maximum energy-ef-
ficiency envelope for the constraint FER ≤ CFER are highlighted in Figure 7.2 by the
thick curve. In the FER-plot, a zig-zag like switching between the different parameter
sets can be observed: When moving from lower SNRs to higher SNRs, the vertical
jumps indicate those points where another parameter set with a better energy effi-
ciency reaches the required FER. Therefore, the demapping energy is “just as high as
needed”.
Nevertheless, the throughput of such a single Cae2sar core at the minimum achiev-
able SNRmin(CFER) (9.9 dB in Figure 7.2) is low. The reason is the number of iterations
and cumulated examined nodes which significantly increases when approaching the
FER constraint CFER at lower SNRs. Although this discussion is currently only fo-
cused on a single instance of the Cae2sar core, the same considerations apply also
for constant-throughput (for a single iteration) architectures in iterative demapping/
decoding systems.
The use of parallel demapper instances can help overcoming the issue of a low
throughput or a high code-word latency for such architectures. Particularly for OFDM
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systems, such parallel instances are likely to be loaded efficiently with separate sub-
carriers. But also for single carrier systems, parallel instances can be kept loaded since
the symbol-vector duration can be expected to be significantly shorter than the detec-
tion time. Therefore, the following section approaches the important question for the
trade-off analysis between the required area and the achieved minimum SNR under
given throughput and code-word latency constraints.
7.3 The Dimensioning Problem
The extraction of a single optimum curve among the many parameter sets for a single
modulation discussed in Section 7.2.2 provides a significant simplification of the anal-
ysis and comparison problem. However, the area requirements of MIMO demapper
architectures are not considered so far. A metric option would be the area-efficiency
metric ηA,Θ used as in [171]. However, this would not allow to account for latency and
throughput constraints. But since latency considerations are of particular importance
in iterative demapping/decoding, area efficiency cannot be used for the comparisons
targeted in this work. Instead, the consideration of throughput and latency constraints
requires non-normalized architecture metrics such as the area instead of an area effi-
ciency. Hence, depending on throughput and latency requirements, systems need to
instantiate multiple parallel demapper cores up to a size limited by the area constraint
CA in order to achieve a reasonably fair comparison. Particularly for OFDM systems
with 50+ subcarriers (for instance IEEE 802.11 or LTE downlinks), this parallelization
is likely to scale well. The complexity overhead caused by the scheduling circuitry
is considered negligible for the estimations in this chapter given the significant area
requirements for the demapper cores. Based on these considerations, the following
questions arise:
• How many parallel demapper cores are required in order to fulfill a latency
constraint CL and to achieve a reference symbol-vector throughput Cθ,v?
• Which minimum SNR is achievable by a demapper or demapper/decoder sys-
tem dimensioned for the constraints and the reference throughput?
• Which characteristics does such a dimensioned demapper or a system composed
of both the demapper and the channel decoder achieve?
This section will focus on the dimensioning approach whereas extensive analyses
based on exemplarily dimensioned demappers and demapper/decoder systems are
discussed in Sections 7.4 and 7.5.
7.3.1 The Soft-output Cae2sar SO Architecture
Before investigating a system for the Cae2sar architecture, first the dimensioning of
the non-iterative soft-output Cae2sar SO architecture is investigated. This provides
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a reference for the later analysis of the Cae2sar architecture in an iterative demap-
per/decoder context. For a realistic comparison scenario, the latency and symbol
throughput constraints CL = 4 µs and Cθ,v = 20Mvect/s are selected to be similar to
the symbol length and the bandwidth of a IEEE 802.11 WLAN system. Furthermore,
the area constraint CA = 1000MGE is selected as a relatively high upper bound ac-
cording to the total complexity of a full exemplary IEEE 802.11n receiver published
in [25]. For the sake of clarity, only a few constraint variations will be discussed
in this chapter to indicate some elementary relations. However, the general analysis
approach and perspectives pointed out in this chapter are independent of specific
numerical examples.
In order to investigate the Cae2sar SO architecture under these constraints, the
single-modulation characteristics are derived for the QPSK, 16-QAM and 64-QAM
modulation modes of the Cae2sar SO architecture individually. Such single-modula-
tion characteristics exhibit a similar throughput degradation for low SNRs as already
noted in Figure 7.2. In order to fulfill both the throughput and latency constraints,
multiple parallel demapper instances are required. Due to the fixed throughput con-
straint and the variable architectural throughput, the number of parallel demapper
instances required to achieve a certain minimum SNR under these constraints varies.
These modulation specific and constraint-dependent area requirements are depicted
in Figure 7.3.
At the points where the modulation-specific area requirement (to fulfill CFER, Cθ,v,
CL) exceeds the area constraint CA, the system is, under these constraints, not func-
tional/realizable any more. For the 16-QAM modulation mode in Figure 7.3, this is
for instance the case at 14.1 dB. Below 14.1 dB the 7 parallel Cae2sar SO cores are not
able to fulfill the constraints. Furthermore, 8 parallel cores cannot provide the re-
quired performance for any parameter set available from simulation data. However,
the QPSK modulation scheme can fulfill all constraints below this limit.
Based on these minimum SNR limits, the three individual modulation-wise area
requirement curves can be merged into a single architecture-specific curve giving the
overall area requirements under the given constraints. This merge of selecting the
maximum realizable modulation for the given constraints optimizes the hardware-
constrained spectral efficiency ηS, defined as
ηS =
{
MTQr(1− FER), if FER ≤ CFER ∧Θv ≥ Cθ,v ∧ L ≤ CL ∧ A ≤ CA
0, otherwise.
(7.8)
This selection of the spectral efficiency as optimization criterion across modula-
tion schemes supports the motivation of the development of SISO MIMO demapper
architectures very well: The achieved spectral efficiency is intended to approach the
channel capacity. The definition of ηS used here is based on correctly decoded frames
under the given algorithmic and architectural constraints. The spectral efficiency for
points not fulfilling the constraints is considered to be out-of-specification and thus
virtually set to zero. Therefore, incorrectly decoded frames are considered to be dis-
carded at the receiver requiring a retransmission, for instance by an ARQ scheme. For
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Cθ,v = 20Mvect/s. In this analysis, several operating points (for instance
7 or 8 cores for the 64-QAM modulation) are not feasible under the con-
straints CFER, Cθ,v and CL for the limited set of clipping values Γ used in
the underlying simulations.
systems not discarding received information such as in HARQ schemes, the definition
of ηS needs to be adapted.
The graph of this hardware-constrained spectral efficiency of the Cae2sar SO ar-
chitecture in Figure 7.3 exhibits a very interesting general perspective. Although the
architecture is able to achieve error rates with a negligible difference to the max-log
optimal algorithmic limits, the throughput, latency and area constraints can cause a
noticeable degradation of the achievable spectral efficiency. For the Cae2sar SO archi-
tecture with the constraints in Figure 7.3, this degradation by hardware constraints
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corresponds to 0.26 dB for a 16-QAM modulation and up to 0.89 dB for a 64-QAM
modulation compared to the pure algorithmic analysis with just the CFER constraint
applied.
Hence, this approach allows a fair unified comparison of the algorithm and hard-
ware characteristics of different architectures. This perspective provides a first illus-
tration of the trade-offs between architectural and algorithmic efficiency measures.
Furthermore, the area-requirement graphs visualize the costs of an SNR range ex-
tension and can thus support economic design decisions for dimensioning MIMO
receivers.
7.3.2 The Cae2sar SISO Architecture
Considering the promises of iterative SISO MIMO demapping/decoding, the result-
ing spectral efficiency for the Cae2sar architecture is expected to achieve a better spec-
tral efficiency than the soft-output limits plotted in Figure 7.3. However, Figure 7.4
proves that this pure algorithmic promise cannot be kept under any hardware con-
straints, for instance when applying CA = 1000 kGE, Cθ,v = 20Mvect/s and CL = 4 µs.
The comparison in Figure 7.4 shows that the SISO feature of the Cae2sar architec-
ture paid by an area increase and fclk degradation has also to be paid by a degradation
of ηS under identical constraints. Hence, only five parallel Cae
2sar cores can be real-
ized within the CA constraint compared to seven cores for the Cae
2sar SO architecture.
Furthermore, no algorithmic benefit can be expected for I = 1 while the demapping
effort further increases for I > 1. Therefore, the resulting hardware-constrained ηS of
the Cae2sar architecture shows a significant gap to the algorithmic (unlimited hard-
ware) SISO limits. Nevertheless, the maximum demapper energy-efficiency envelope
for each individual modulation derived in Section 7.2.2 already results in some op-
erating points with two iterations even for the constraints given in Figure 7.4. Thus,
Figure 7.4 gives a direction for conditions under which iterative demapping/decoding
is reasonable: The area constraint needs to be relaxed.
Hence, this analysis is extended by an area constraint increase to CA = 2000 kGE.
The dimensioning problem for the Cae2sar and Cae2sar SO architectures is depicted for
this area constraint in Figure 7.5. Both architectures benefit from the increased area
constraint in terms of spectral efficiency. First, the Cae2sar SO architecture does not
show a relevant ηS degradation for QPSK and 16 QAM any more, even for 64 QAM it
is almost negligible. Second, the Cae2sar architecture can prove the benefit of iterative
SISO demapping/decoding such as for 16 QAM below 14.1 dB. At this point, the area
requirement for the Cae2sar architecture is lower than for the Cae2sar SO architecture
given the constraints in Figure 7.5. The graph showing the number of demapping/
decoding iterations furthermore indicates that iterations are reasonable for ranges of
several dB for this analysis.
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7.3.3 Further MIMO Demapping Architectures
In the previous sections, a strategy is proposed to reduce the characteristics of many
parameter sets for the Cae2sar architecture to a single SNR-dependent characteristic
enabling a joint algorithmic and architectural evaluation. Although this strategy is de-
rived in the context of the Cae2sar architecture, it is as well applicable to other MIMO
demapping architectures and thus allows the comparison with architectures pub-
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lished in literature—as long as FER simulations and architectural complexity models
are available as discussed in Section 7.1.1.
The dimensioning characteristics of the MMSE-PIC architecture [168], the hard-
and soft-output MMSE architectures presented in [26] and [65] as well as reference
hard- and soft-output depth-first sphere-decoding architectures presented in [24] and
[167] are depicted in Figure 7.6. Although the non-SISO reference architectures only
support a 16-QAM modulation, the area requirements for both SISO architectures
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Figure 7.6: Demapper dimensioning of the Cae2sar architecture and refer-
ence sphere-decoding and MMSE architectures for CFER = 2%,
CA = 2150 kGE, CL = 4 µs, Cθ,v = 20Mvect/s. The points used for the
comparison of dimensioned systems in the following section are marked
by .
show that in general a high price has to be paid for iterative MIMO demapping/
decoding.
The comparison of the area requirements for the two SISO architectures in Fig-
ure 7.6 (Cae2sar and MMSE-PIC) shows a significant difference in the achievable min-
imum SNRs per modulation. Under the given channel model and channel code,
the given constraints and the consideration of the pure limited demapper efficiency
perspective, a major spectral-efficiency advantage of the MMSE-PIC becomes visi-
ble. Therefore, a design decision in favor of the MMSE-PIC architecture could be
taken. However, according to [171] and as indicated in Section 3.5 and Figure 3.4,
the MMSE-PIC algorithm exploits the spatial diversity less efficiently than sphere de-
coders. In order to extend this algorithmic comparison by the architectural efficiency
aspects, Figure 7.7 depicts the demapper dimensioning of the Cae2sar and MMSE-PIC
architectures for a quasi-static Rayleigh block-fading channel. This quasi-static chan-
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nel model and the fast Rayleigh fading channel represent two extremes of temporal/
frequency diversity within a code word. For the quasi-static channel, the spectral
efficiency difference between both architectures is significantly reduced. A further
shift in favor of the sphere-decoder can be expected for code rates r > 1/2. Since this
chapter focuses rather on the comparison approach than on the identification of the
ultimate best MIMO demapper, the extensive exploration of further parameters such
as the code rate is considered as future work.
Further MIMO demapping architectures, such as K-best implementations pub-
lished in [63] and [161], are not plotted in Figure 7.6 due to the lack of consistent
FER simulation results (consistent channel model, channel code, etc.). However, the
following estimations indicate that results similar to those of other sphere-decoding
architectures can be expected: For the hard-output 4× 4 64-QAM K-best architecture
presented in [161] and scaled to 90 nm, one core with 114 kGE provides sufficient
throughput. According to the BER plot in [161] its minimum achievable SNR for
FER ≤ CFER can be expected to be approximately 1 dB to 2dB worse than for a hard-
output depth-first sphere-decoder architecture. A similar estimation can be done for
the 4× 4 16-QAM soft-output K-best architecture in [63]. For this architecture scaled
to 90 nm, two parallel cores reach approximately Cθ,v = 20Mvect/s resulting in an
area requirement of 194 kGE. The minimum achievable SNR can be expected to be
about 1 dB to 2 dB higher than the minimum one for the soft-output STS SD archi-
tecture from [167]. Therefore, the area requirement at such an operating point in the
range of 15 dB to 16 dB is likely to be approximately similar to the area requirements
of the soft-output STS SD architecture.
The demapper dimensioning discussion in this section shows, that both the con-
straints and the transmission scenario influence the area requirements and the achiev-
able spectral efficiency significantly. Based on these observations, no general decision
on a “best sphere-decoder” can be made. Furthermore, the discussion is limited so
far to the dimensioning problem, omitting comparisons of other properties such as
throughput, latency and energy efficiency. These comparisons are only reasonable for
dimensioned systems. Therefore, selected dimensioned iterative SISO MIMO demap-
pers with 2.1MGE each are analyzed in the following section. Two of these systems
correspond to the area requirements marked by the circles in Figure 7.6.
7.4 Efficiency Analysis of Dimensioned Demappers
In order to investigate further properties of demappers aside from the area require-
ments and the resulting spectral efficiency, demappers exemplarily dimensioned to
approximately 2.1MGE are investigated in this section. The selected demappers are
the Cae2sar architecture and the MMSE-PIC architecture [168] for an analysis of the
existing SISO architectures. Furthermore, the Cae2sar SO architecture is included as a
non-iterative reference. Due to the different architecture core sizes, this dimensioning
allows the instantiation of 17 Cae2sar SO cores (2.06MGE), 12 Cae2sar cores (2.11MGE)
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and 5 MMSE-PIC cores (2.05MGE). These systems are investigated for both extreme
cases of the the fast-fading and the quasi-static channel models.
7.4.1 Fast-Fading Channel
The characteristics for the fast-fading channel model are depicted in Figure 7.8. When
comparing the Cae2sar and Cae2sar SO architectures, it can be observed that the non-
iterative demapper provides a significantly higher maximum throughput and lower
latency. However, the energy efficiency only differs slightly and within the range of
uncertainty inherent in gate-level synthesis results. Furthermore, the SISO architec-
ture operates over several dB with two iterations at a throughput and energy efficiency
comparable to the one of the Cae2sar SO demapper at its points of minimum efficiency.
As expected from Section 7.3.3, the comparison between the Cae2sar architecture
and the MMSE-PIC architecture exhibits a major spectral-efficiency advantage for the
MMSE-PIC architecture. However, this advantage is paid by a high number of demap-
per/decoder iterations and thus a latency, throughput and energy efficiency degrada-
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tion. For most of the operating points below 22dB two or more iterations are required.
Therefore, only a relatively low maximum throughput and high latency is achieved
over the whole SNR range compared with both sphere-decoder architectures. A fur-
ther reason for the high spectral efficiency achieved by the MMSE-PIC even with this
high number of iterations is the disregard of the decoder influence on the overall
throughput, latency and energy efficiency. These issues are exemplarily discussed in
Section 7.5.
7.4.2 Quasi-Static Channel
The analysis of the three demappers with the quasi-static i.i.d. Rayleigh block-fading
channel (and all other simulation settings identical to the standard setup) is given in
Figure 7.9. Compared to the fast-fading case in Figure 7.8 the spectral efficiency ad-
vantage of the iterative Cae2sar demapper over the non-iterative Cae2sar SO demapper
is larger. For the Cae2sar architecture, SNR points with up to three demapper/decoder
iterations can be observed. Furthermore, as also pointed out in Section 7.3.3, the spec-
tral efficiency advantage of the MMSE-PIC architecture diminishes for the quasi-static
fading scenario. Furthermore, the number of required iterations is two and more
for a much higher SNR range (below 31.7 dB) than for the fast-fading scenario. This
variation of the required demapping complexity leads to a throughput, latency and
energy-efficiency degradation particularly for the MMSE-PIC. Thus, only very few
points of operation with a better energy efficiency than the Cae2sar and Cae2sar SO
demappers are remaining. As in the case of the fast-fading scenario, it needs to be
noted that this analysis solely considers the demapper contributions to area, through-
put, latency and energy efficiency and therefore needs to be treated with care. An
analysis providing estimations including the decoder contributions are exemplarily
investigated in Section 7.5.
7.4.3 Flexibility Trade-Offs
So far, the algorithmic and architectural efficiencies of MIMO demapper VLSI imple-
mentations have been investigated under given constraints. Additionally to that, the
question for the costs of flexible sphere decoding can now be answered more precisely
than by the normalized metrics given in Section 6.8. Particularly, the dimensioning
approach derived in Section 7.3 enables a new perspective by analyzing the costs of
flexibility in terms of a spectral-efficiency reduction for a constrained demapper.
Figure 7.10 visualizes the result of such a demapper dimensioning for the Cae2sar
architecture and the flexible approaches discussed in Chapter 6. The area constraint
CA = 2MGE allows the instantiation of 11 parallel Cae
2sar cores, 16 Cae2sar SO cores,
10 SD ASIP cores and 9 IRISCfp or IRISC cores. The TI C64x+ and the Virtex 2
Pro FPGA implementations have (estimated) area requirements far beyond the area
constraint (approximately 17MGE and 26MGE).
Under the constraints CA = 2000 kGE, Cθ,v = 20Mvect/s and CL = 4 µs the upper
plot in Figure 7.10 shows the significant reduction of the hardware-constrained spec-
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coders.
tral efficiency achievable by the SD ASIP. Although the SD ASIP is only capable of
soft-output processing and thus does not support iterative demapping/decoding, the
comparison in Figure 7.10 includes both the Cae2sar and the Cae2sar SO architectures.
As the normalized SD ASIP area efficiency determined in Section 6.6.3 is roughly
one order of magnitude lower than for the Cae2sar architecture, a reasonable alterna-
tive constraint set with reduced constraints (Cθ,v = 2Mvect/s, CL = 60 µs) is analyzed
in the lower plot of Figure 7.10. As likely to be expected, the spectral efficiency gap
between the Cae2sar SO architecture and the SD ASIP narrows even for 64 QAM to
values lower than 1dB. However, the reduced constraints also allow the SISO-capa-
ble Cae2sar architecture to improve its spectral efficiency still leaving relevant spectral
efficiency costs for the flexibility provided by the SD ASIP.
In Figure 7.10 the constrained spectral efficiency graphs for the other architectures
such as the IRISC and IRISCfp cores are completely constant with ηS = 0 bit/s/Hz
since not even the reduced constraints can be fulfilled. For these architectures, the
area and energy efficiencies are orders of magnitude lower than for the SD ASIP and
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Figure 7.11: Efficiencies of programmable demappers.
the Cae2sar cores. For this reason, the efficiency analysis for these programmable
architectures is limited to an unconstrained maximum achievable energy efficiency
for the FER constraint CFER = 2% in Figure 7.11. For the SD ASIP, the area efficiency
difference is almost one order of magnitude for the area efficiency and slightly less
in terms of energy efficiency. Furthermore, the efficiencies for the FPGA and IRISC
implementations are more than three orders of magnitude lower than for the Cae2sar
core.
Overall, these observations of efficiency ratios are not particularly surprising as
they were approximately identified by the use of normalized metrics in Section 6.8.
However, the hardware-constrained spectral efficiency derived in this chapter allows
the evaluation of further important aspects of MIMO receiver VLSI implementations.
7.5 Iterative MIMO System Efficiency Estimations
The analysis of the dimensioned demappers in Section 7.4 exhibits a limitation for
the demapper analysis under the assumption of iterative demapping/decoding: The
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selection of reasonable operating modes only based on the demapper throughput,
latency and energy efficiency does not consider the channel decoder. Therefore, this
section applies the dimensioning and analysis approach developed in the previous
sections to estimations for systems consisting of a demapper, an interleaver and a
channel decoder. Furthermore, the throughput requirements for the QRD are not
necessarily identical with the throughput requirements for the sphere-decoder be-
cause the frequency how often a QRD is needed depends on the channel dynamics.
For instance for a slowly varying channel the QRD needs to be executed significantly
less often than the demapper. Moreover, the QRD is out of the iterative demapping/
decoding loop. Therefore, the inclusion of a QRD circuit for the sphere-decoding
based demappers is omitted in the following analysis.
The channel code and channel decoder chosen for this analysis is limited to the
standard convolutional code used throughout this chapter (rate 1/2, generator poly-
nomials [133o, 171o], constraint length 7). Therefore, the estimations in this chapter are
limited to combinations of the Cae2sar/MMSE-PIC demappers with a BCJR channel
decoder architecture. Nevertheless, estimations and design decisions for a wireless
receiver product certainly need to consider many more standards, channel codes and
transmission modes. Furthermore, the complexity increase by the inclusion of a QR
decomposition needs to be evaluated in the case of sphere-decoding.
7.5.1 Iterative Demapping/Decoding Schedule
The demapper and decoder schedule applied for the estimations in this chapter is de-
picted in Figure 7.12. This schedule introduces pipelining of subsequent code words.
Hence, a code word B can already enter the demapper (as iteration 1) while the de-
coder processes the code word A (also as iteration 1) as visualized in Figure 7.12a.
During demapper/decoder iterations, these two codewords circulate until the first
one is finished. For instance, the second step of this circulation is shown in Fig-
ure 7.12b where the code word A is executed for iteration 2 in the demapper while
code word B is processed in the decoder for iteration 1. Under the assumption that
the throughput of the decoder and demapper are matched, this schedule allows both
units to achieve a 100% utilization at the costs of an extra pair of (de-)interleavers.
Although the concept of throughput matching between the demapper and de-
coder blocks is advisable for architecture design, the variable throughput character-
istics of sphere-decoders generally allow this matching only for a single point of op-
eration. Furthermore, scaling the demapper and the decoder by the instantiation of
parallel cores is only possible in steps equal to the core size. This is reasonable for
the demapper as shown in Section 7.3 on the basis of concurrently processed received
symbol vectors. However, the parallelism of multiple decoder instances is limited
to concurrently processed code words. Hence, an ideal matching of the demapper
and decoder hardware is likely unrealizable over the whole SNR range. SNR re-
gions where either the demapper or the decoder dominates the maximum achievable
throughput can be identified in the analyses in the following sections. Due to these
issues, the application of the minimum symbol-vector throughput, maximum-latency
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Figure 7.12: Exemplary quasi-pipelined iterative demapping/decoding model.
and maximum-area constraints Cθ,v, CL and CA can give a valuable contribution to a
reasonable estimation of the characteristics of an iterative demapper/decoder archi-
tecture.
Based on these considerations and the schedule depicted in Figure 7.12 estima-
tions for the overall area for a system consisting of ndem demappers, ndec decoders
and npi (de)interleavers can be obtained by
A = ndecAdec + ndemAdem + npiApi (7.9)
npi =
{
4ndec, if I > 1
2ndec, otherwise.
(7.10)
The required number of interleavers npi is derived from the double-buffering visual-
ized in Figure 7.12 which allows each demapper to write another code word than the
decoder is currently processing. Complexity overhead for the scheduling circuitry is
considered negligible for these estimations given the high area requirements for the
demapper and decoder cores.
Further properties such as throughput, latency and energy efficiency can be esti-
mated for the demapper/ decoder system based on the respective component char-
acteristics. For the decoder and interleaver, constant single-pass throughputs Θdec
and Θpi are assumed, for the demapper the throughput Θdem(I) achievable with I
iterations is used—such as given for the Cae2sar architecture in (7.2).
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However, assembling a single VLSI architecture of these components usually re-
quires the adjustment of the component clock frequencies to integer multiples of a ref-
erence clock. Under these constraints, not only the component throughputs but also
the component architectures themselves and their area requirements likely change.
Since these aspects of a real VLSI architecture cannot be considered sufficiently by the
estimations derived in this chapter, an upper bound of the overall system throughput
is estimated by the minimum of all original component throughputs:
Θ = min
(
ndec
Θdec
I
, ndemΘdem(I),
Θpi
I
)
. (7.11)
The decoder code-word latency Ldec does not scale with the number of decoder in-
stances but with the number of demapper/decoder iterations. A latency contribution
for the interleaver is considered negligible for these estimations since the interleaver
accesses can be considered as part of the demapper and decoder input/output behav-
ior. Therefore, the system code-word latency L for a code word with Ncw information
bits and I demapper/decoder iterations can be obtained by
L = ILdec +
⌈
Ncw
ndemrQMT
⌉
Lv,dem(I). (7.12)
Furthermore, the component-wise energy efficiency or its inverse, the energy per
decoded bit, is unchanged by instantiating multiple instances assuming 100% uti-
lization or a proper power gating. Therefore, the system energy efficiency ηE can be
estimated by the inverse of the total energy required to process a single bit in each
component and scaled by the number of iterations. For the (de)interleavers, this scal-
ing factor differs from the plain number of iterations I since two (de)interleaver passes
are required for every iteration except the last one:
1
ηE
=
I
ηE,dec
+
1
ηE,dem(I)
+
2I − 1
ηE,pi
. (7.13)
7.5.2 Exemplary Efficiency Estimations
For an exemplary estimation of an iterative demapper/decoder system, the following
components are selected:
• The demapper architectures Cae2sar, Cae2sar SO and MMSE-PIC [168],
• an interleaver organized as four parallel single-port memory banks with a total
length of one code word (1152 coded bits for the standard simulation setup
within this chapter), and
• the MBCJR64 SISO channel decoder published in [171]
Table 7.3 gives an overview about the single-pass properties of the single component
instances scaled to 90 nm. Based on these components, estimations for three iterative
systems of almost equal total size can be derived for an area constraint CA = 2.1MGE:
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component
area Θ L 1/ηE
[kGE] [Mbit/s] [µs] [nJ/bit]
MBCJR64 decoder [171] 243 750 0.77 0.476
interleaver memory 28 1300 — 0.039
Table 7.3: Single-pass single-instance characteristics for the selected interleaver and
decoder components scaled to a 90-nm CMOS technology and the stan-
dard transmission scenario (convolutional code with r = 1/2, 576 infor-
mation bits per code word). Also for the interleaver memory, the unit bit
refers to an information bit.
• 14× Cae2sar SO, 1× MBCJR64, 2× interleaver (2.0MGE)
• 10× Cae2sar, 1× MBCJR64, 4× interleaver (2.1MGE)
• 4× MMSE-PIC, 1× MBCJR64, 4× interleaver (2.0MGE)
The resulting iterative demapper/decoder system characteristics are shown for the
fast-fading case in Figure 7.13 and for the quasi-static fading in Figure 7.14. A com-
parison of these system characteristics with the corresponding stand-alone demapper
analyses in Figures 7.8 and 7.9 shows significant differences:
• When including the channel decoder, at most two iterations can be realized for
the given constraints. For the demapping-only cases in Figures 7.8 and 7.9,
up to three and six iterations are realizable for the Cae2sar and the MMSE-PIC,
respectively.
• The demapper-only analyses in Figures 7.8 and 7.9 promise larger benefits from
iterative demapping/decoding than achievable by including the interleaver and
decoder into the hardware-constrained comparison in Figures 7.13 and 7.14.
• The MMSE-PIC-based system exhibits a reduced advantage over the Cae2sar-
based system for the fast-fading scenario. Furthermore, the Cae2sar-based sys-
tem has a major advantage in the quasi-static fading scenario. This result shows
the importance of the joint demapper and decoder analysis.
• The characteristics of the pipelined system in Figure 7.12 are dominated by
the slowest components. Therefore, the information-throughput graphs for the
Cae2sar and the Cae2sar SO based systems show regions where either the demap-
per or the decoder component dominates the overall throughput. For higher
SNRs, the limitation is given by the maximum decoder throughput, for lower
SNRs, the maximum throughput is dominated by the demapper. The border
between these two regions depends on the number of demappers and decoders
instantiated in the system. Hence, these estimations are highly important when
dimensioning an iterative demapper/decoder system. Furthermore, the issue of
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Figure 7.13: Estimated characteristics for selected demapper/decoder systems and
a fast-fading channel.
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Figure 7.14: Estimated characteristics for selected demapper/decoder systems and
a quasi-static channel.
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a low worst-case throughput is often criticized for depth-first sphere-decoders.
However, this effect is limited to a degradation of approximately a factor two for
a few dB for the Cae2sar system under the given constraints. For the non-iterative
Cae2sar SO system, this effect is limited to an almost negligible SNR range.
The throughput achievable with the MMSE-PIC based system is influenced over
wide SNR ranges (11.8 dB to 15.9 dB and 17.7 dB to 22.0 dB in Figure 7.9) by
the two iterations necessary to achieve the required FER constraint CFER = 2%.
Therefore, the estimated system throughput is only half as high as for the Cae2sar
based systems for most of these SNR operating points. Opposed to this effect of
demapper/decoder iterations, the throughput reduction for the QPSK modula-
tion is dominated for both the Cae2sar-based and the MMSE-PIC-based system
by the higher number of symbol vectors that have to be demapped for a given
code-word size.
• The graphs of component-wise stacked energy per correctly decoded bit show
that the energy for the interleaver memory accesses is almost negligible while the
domination of either the demapper or decoder significantly varies over the ana-
lyzed SNR range. For the MMSE-PIC system the energy estimations of demap-
per and decoder components are (depending on the modulation order) almost
equally balanced. For the Cae2sar system the energy consumption is dominated
by the decoder for high SNRs and by the demapper for low SNRs.
• The overall energy efficiency estimations indicate, that neither the Cae2sar based
systems nor the MMSE-PIC based system has a clear advantage. The energy-effi-
ciency range all these systems are operating in is very similar including relevant
SNR-dependent and scenario-dependent efficiency variations.
These observations show significantly different comparison results for demapper/
decoder system estimations than for the pure demapper perspective in Section 7.4.
Therefore, the demapper and the decoder properties must be investigated jointly not
only on the algorithmic level but also on the architectural level. The constant sin-
gle-pass throughput of the MMSE-PIC-based system has advantages for hardware
implementations. Nevertheless, the spectral efficiency and throughput advantages
of the Cae2sar-based systems need to be considered particularly for scenarios with a
reduced diversity. Therefore, decisions for a Cae2sar or MMSE-PIC based future it-
erative demapper/decoder architecture have to be based on further design criteria.
Finally, the analyses indicate that iterative MIMO demapping/decoding architectures
are feasible.
7.5.3 What to Optimize - Spectral Efficiency or Energy Efficiency?
The demapper dimensioning and the analyses in the previous sections are performed
with the spectral efficiency as the optimization target when switching between differ-
ent modulation schemes. This perspective best matches the goal of iterative MIMO
receivers to operate closer to the channel capacity bound than possible today. This
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optimization criterion is reasonable for the communication-system and the provider
perspective as the overall achievable data rate for a certain area with a costly pur-
chased spectrum can be optimized.
However, the perspective of a battery-driven mobile terminal is very different.
For such devices, the energy efficiency matters more than ever, particularly due to
the data rates required for steadily growing media content sizes. The trends and ITU
predictions discussed in Section 1.1 and Section 1.2 depict this evolution very well. In
this case, another question needs to be answered: Which receiver characteristics can
be obtained strictly optimizing the receiver energy efficiency?
The outcome of this perspective change from the provider to the mobile terminal
is analyzed in Figure 7.15 exemplarily for the system consisting of 10× Cae2sar, 1×
MBCJR64 [171] and 4 interleaver memories. Although the outcome is not very sur-
prising in terms of throughput, latency and energy efficiency, the overall trade-off in
terms of spectral efficiency is noticeable.
The consideration of such a trade-off in future mobile communication standards
potentially allows to not only provide improved mobile communication reliability and
higher provider profits but also an improved user acceptance by less frequent battery
recharges. For such trade-offs, the Cae2sar architecture is very well prepared since
it allows a very fine granular adaptation of the MIMO detection effort to both the
provider and user requirements.
7.6 Future Perspectives and Challenges
The analysis method derived in this chapter links algorithmic measures such as spec-
tral efficiency with architectural constraints and the four dimensions of area, through-
put, latency and energy efficiency. The resulting system-efficiency estimations prove
the importance of the system perspective and give further indications that iterations
between a MIMO demapper and a channel decoder are feasible and beneficial for
mobile communication devices and modern communication standards. The analyses
also show that a wide range of trade-offs is possible between an optimum spectral
efficiency and an optimum energy efficiency.
These trade-offs are investigated throughout this chapter on the basis of a com-
monly used convolutional channel code and BCJR decoder for a fixed code rate, a
fixed code-word length and two extreme cases of channel models. However, many
further parameters and design options exist in modern receivers which need to be ex-
plored before drawing conclusions and preparing recommendations for future mobile
communication standards.
An important aspect of such parameters and options is for instance the use of
more powerful channel codes such as Turbo Codes and LDPC codes. Such doubly-it-
erative receivers realize two nested levels of iterations, namely decoder iterations and
demapper/decoder iterations. An analysis in [171, Chapter 6] provides initial indica-
tions that an iterative MIMO receiver with a convolutional decoder might achieve a
better minimum SNR than a doubly-iterative receiver. However, this analysis does not
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Figure 7.15: What to optimize? Spectral efficiency or energy efficiency? Exemplary
analysis for the system consisting of 10× Cae2sar, 1× MBCJR64 [171]
and 4 interleaver memories.
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yet consider energy efficiency aspects or other modulation orders. Furthermore, the
algorithmic matching of the used channel codes with the demapper might be required
for a fair comparison. Therefore, the exploration of the trade-offs between the demap-
ping effort (e.g. the clipping constraint Γ and the demapper/decoder iterations) and
the decoding effort (turbo or LDPC iterations) in doubly-iterative systems is still a
very important future challenge.
Due to its fine-granular adaptivity of the demapping effort (based for instance on
the clipping value Γ) to requirements or constraints, the Cae2sar architecture is a valu-
able basis for such an analysis as well as for future adaptive doubly-iterative MIMO
demapper/decoder systems. Promising predictions for such systems are derived in
this chapter from single-component characteristics. But only the physical implementa-
tion of a doubly-iterative MIMO receiver will be able to provide precise and extensive
measurements including for instance more channel codes and code rates. Given such
measurements, the analysis method proposed in this work can be beneficially applied
in order to evaluate the many-fold trade-offs of such future doubly-iterative receivers.
Chapter 8
Conclusions and Outlook
In the past decades, advances in mobile communications enabled an impressive ex-
ponential growth of data rates for mobile applications. This growth is driven by
progress in both the domains of communication algorithms and VLSI technology
which lead to a huge variety of mobile communication standards and architectures.
The survey on such digital-baseband receiver architectures in Chapter 2 illustrates
this variety by area-efficiency and energy-efficiency metrics: Although architectural
efficiencies of receivers for a single standard vary, large general differences ranging
over multiple orders of magnitude can be observed between the VLSI implementa-
tions of different communication standards. These large differences are likely caused
by communication parameters such as transmission schemes, error-rate constraints
or mobility which widely vary among communication standards. Thus, such fac-
tors, generally defined by the communication standard, have a major impact on the
receiver efficiency. This is particularly the case for flexible and programmable ar-
chitectures targeting multi-standard multi-mode reception in order to cope with the
increasing variety of standards. Therefore, the trade-offs between algorithmic efficien-
cies, architectural efficiencies and flexibility need to be carefully considered in future
mobile communication standards and receivers, especially since CMOS technology
scaling will provide diminishing energy-efficiency gains in the future.
A communication technology promising a continuation of the data-rate growth
is MIMO transmission, which exploits the spatial diversity in order to transmit mul-
tiple data streams at the same time and within the same spectrum. Several mobile
communication standards such as IEEE 802.11n, HSDPA and LTE already include
MIMO technology. A key component for MIMO reception is the demapper, which
extracts the raw bit stream from the received signal vectors. The algorithms available
today for MIMO demapping cover a wide range of error rates and computational
complexity. Sphere-decoding summarizes a class of such algorithms promising error
rates superior to most other algorithms. The ground work for MIMO demapping on
the basis of sphere-decoding enabling a transmission near the capacity limit has been
published in [70]. Based on this work, a practical single tree-search algorithm for
soft-input soft-output sphere-decoding has been developed in [172]. However, only
soft-output architectures were available for the STS or alternative sphere-decoding al-
gorithms when this work was started. Furthermore, commercial products today still
employ much simpler demapper architectures inferior in terms of achieved spectral
efficiencies.
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8.1 MIMO Demapping Architectures
One of the key requirements for the implementation of the STS sphere-decoding algo-
rithm is the ordering (“enumeration”) of the nodes in a combinatorial tree in order to
allow a depth-first tree traversal. This problem is solved efficiently in various existing
soft-output VLSI architectures. However, these efficient approaches could not be ap-
plied in presence of soft-input information until the algorithmic basics for an efficient
“hybrid enumeration” for SISO STS sphere decoders were developed [107].
This progress enabled a key contribution of this work: The first SISO STS sphere-
decoding architecture called Cae2sar as presented in Chapter 5. The hybrid-enumera-
tion approach allows the reuse of efficient concepts known from soft-output STS ar-
chitectures. However, the tree-traversal operation schedule and pipelining is adjusted
to allow a seamless integration of the soft-input enumeration features. Furthermore,
a significant design effort is put into the soft-input enumeration units in order to
achieve a sufficient efficiency as elaborated in Chapter 5. Thus, the resulting Cae2sar
architecture is a proof for the feasibility of a SISO STS sphere-decoder. Compared
with the soft-output base architecture, the additional costs for soft-input processing
for a 64-QAM modulation are relevant (approximately a factor of 1.8 in terms of
area efficiency) but appear to be reasonable at the prospect of iterative MIMO recep-
tion further approaching the capacity limit. In order to support multi-standard and
multi-mode transmission, the Cae2sar architecture provides runtime flexibility to se-
lect antenna and modulation configurations up to the design-time maximum limits.
Furthermore, the architectural properties of the Cae2sar architecture are competitive
with the MMSE-PIC architecture [168], an MMSE-based SISO MIMO demapping ar-
chitecture developed at the same time at ETH Zürich.
Although the Cae2sar architecture already provides a limited runtime-flexibility
for the selection of the number of antennas and the modulation order, recent trends
in wireless receiver design envision further flexibility, mostly in terms of programma-
bility in order to allow lifetime bug fixing or standard, mode and algorithm switching.
In order to investigate the trade-offs between flexibility increase and efficiency penalty
quantitatively for sphere-decoding applications, flexibility, portability and efficiency
metrics are proposed in Chapter 2 and evaluated for various programmable archi-
tectures in Chapter 6. On the one hand, the SISO STS algorithm is implemented on
RISC, DSP and FPGA platforms as comparison to the Cae2sar architecture. On the
other hand, an ASIP dedicated to soft-output sphere decoding is designed. It pro-
vides programmability at an efficiency about two orders of magnitude higher than
achievable with RISC, DSP or FPGA implementations and about one order of magni-
tude lower than the Cae2sar architecture or reference K-best sphere-decoders. Based
on these implementations, the concluding survey in Chapter 6 provides a quantita-
tive characterization of the design space spanned by the trade-offs between flexibility/
portability and architectural efficiency metrics.
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8.2 Efficiency and Trade-Off Analysis Approach
The traditional architecture comparisons based on single points of operation do not
consider the properties of iterative demapping/decoding architectures anymore suf-
ficiently. These architectures enable trade-offs between the algorithmic performance
(e.g. error rates or spectral efficiency) and the computational effort spent in the re-
ceiver. Therefore, a new and more extensive comparison approach is required in
order to enable a fair discussion of both algorithmic and architectural properties.
An approach to establish such comparisons joining both algorithmic and archi-
tectural perspectives is proposed in Chapter 7. As a basis for this analysis, exten-
sive simulation data is required, particularly for those architectures which allow the
trade-off between error rates and energy efficiency by runtime-parameters such as
the number of demapper/decoder iterations or the clipping parameter Γ. For such
simulation data, the testbed summarized in Chapter 4 provides an essential basis by
consistent massively parallel cluster simulations including the FPGA-based emulation
and co-simulation of the Cae2sar architecture.
The comparison approach adopts the FER constraint proposed in [171] and in-
troduces further area, throughput and latency constraints in order to setup a consis-
tent comparison scenario. Error-rate, throughput and latency constraints are mainly
related to communication standard definitions while the area constraint reflects eco-
nomic considerations. After applying these constraints, the comparison approach
features the consolidation of the multi-dimensional parameters space (demapper/
decoder iterations, clipping value Γ, etc.): Only those points of operation are kept
which fulfill a customizable optimization criterion such as maximum energy efficiency
or maximum spectral efficiency. In the examples analyzed in Chapter 7 this yields a
remaining parameter space with only the SNR parameter and thus provides compre-
hensive plots yet considering all parameters. Furthermore, the comparison approach
allows the definition of a hardware-constrained spectral-efficiency measure opposed
to a purely algorithmic “nominal” spectral efficiency. Therefore, the use of the hard-
ware-constrained spectral efficiency enables trade-off analyses for instance between
small and computationally simple hardware architectures achieving only a moderate
nominal spectral efficiency with computationally complex architectures achieving a
high nominal spectral efficiency.
The results from those analyses allow the identification of constraints and sce-
narios for which an iterative soft-input soft-output MIMO demapper/decoder ar-
chitecture provides benefits compared to systems limited to soft-output demappers.
These trade-offs are exemplarily discussed for demapper/decoder system estima-
tions. The system setups consider the Cae2sar and the MMSE-PIC demappers, ex-
emplary interleaver memories and a BCJR channel-decoder hardware. Realistic con-
straints are approximately derived from IEEE 802.11 WLAN parameters. For such a
scenario and constraint set, these estimations indicate that iterative MIMO demap-
per/decoder architectures provide benefits for a silicon area approximately above
2.0MGE—independently of whether the Cae2sar architecture or the MMSE-PIC archi-
tecture is chosen for the demapper. In the given estimations, no clear favorite demap-
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per architecture can be identified as energy-efficiency and hardware-constrained spec-
tral-efficiency measures vary over the SNR differently but are within a similar range.
Furthermore, the results of such estimations differ for different scenarios (e.g. channel
models) or different constraints. Other parameters like varying channel codes with
varying code rates originating from adaptive coding and modulation can be consid-
ered and consolidated well in the optimization phase of the comparison approach and
thus will provide more precise analyses on the basis of more extensive simulations.
Independently from such scenarios or constraints, the analysis discussion shows
the importance of not only considering the demapper but both demapper and de-
coder components for the proper identification of conditions which are beneficial for
iterations between the MIMO demapper and the channel decoder. Furthermore, the
discussion of the trade-offs between the hardware-constrained spectral efficiency and
the energy efficiency rises the question which of these two optimization targets is of
higher priority under which conditions. Considering diminishing energy-efficiency
gains by CMOS technology scaling, this issue can become relevant for future mobile
communication standards and networks.
8.3 Outlook
The development of the first SISO STS sphere-decoding architecture in this work and
the MMSE-PIC architecture published in [168] provide a basis for future mobile re-
ceivers achieving outstanding spectral efficiencies. Additionally, the energy efficien-
cies estimated for 90-nm CMOS technologies are promising. Therefore, modern wire-
less communication providing high-data-rate multimedia services will be available
more reliably and in a much better quality than today. The research for more efficient
architectures will lead to a continuous progress for both SISO MIMO demappers and
soft-output MIMO demappers as very recently shown in [4].
However, important challenges need still to be faced before SISO MIMO demap-
ping enters consumer products. A very first step are VLSI implementations of itera-
tive MIMO demapping/decoding architectures including both the demapper and the
channel decoder in a single chip. For these systems, issues such as the scheduling
of the demapping time budget among the symbol vectors need to be solved. These
issues not only include the definition of hard deadlines and subsequent LLR correc-
tions as already proposed in [171] for the soft-output STS sphere-decoder but also
intelligent methods to achieve a runtime adaptation of the demapper and decoder pa-
rameters. For the demapper/decoder systems investigated in Chapter 7 these param-
eters include the clipping parameter and the number of demapper/decoder iterations.
Considering further parameters such as code rates and channel codes, particularly it-
erative channel decoders such as turbo decoders or LDPC decoders, the trade-offs
between energy efficiency and spectral efficiency can be analyzed in more detail and
more extensively. Furthermore, the QRD preprocessing needs to be included in the
system efficiency estimations and the VLSI implementations. Especially, the frequency
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of this preprocessing step is likely to be a further relevant parameter determining the
overall MIMO receiver efficiency.
Overall, both the transmission-independent receiver parameters and the trans-
mission parameters play an important role for the spectral efficiency as well as for
the energy efficiency at the receiver. Therefore, intelligent and flexible runtime-opti-
mization and adaptation of these parameters will be a key feature for future MIMO
receivers.
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Appendix A
Extrinsic LLR Clipping
The basic idea of the clipping extrinsic LLRs LEi,b to a maximum magnitude of L
E
max is
the following inequality and the derived min/max function:
− LEmax ≤ LEi,b,clipped ≤ LEmax (A.1)
LEi,b,clipped = max
{
−LEmax,min
{
LEmax, L
E
i,b
}}
(A.2)
In [166] and [172, Sections III.A and III.B], the clipping of LEi,b,clipped is translated into
a clipping of the extrinsic metrics of the counter-hypothesis (ΛMAPi,b,clipped)
LEi,b,clipped =
(
Λ
MAP
i,b,clipped − λMAP
)
xMAPi,b (A.3)
with
Λ
MAP
i,b,clipped = min
{
λMAP + LEmax,Λ
MAP
i,b
}
(A.4)
However, this definition of ΛMAPi,b,clipped leaves cases (e.g. Λ
MAP
i,b < λ
MAP − LEmax with
xMAPi,b = +1) that do not fulfill (A.1). However, in [172], the sphere decoding step is
followed by a separate LLR correction step which then ensures (A.1).
A generalized implementation that ensures (A.1) can be derived as follows. The
result of the following derivation needs to be applied to the results of both hypothesis
and counter-hypothesis updates. A reformulation of (A.2) by (A.3) as in(
Λ
MAP
i,b,clipped − λMAP
)
xMAPi,b = max
{
−LEmax,min
{
LEmax, L
E
i,b
}}
leads to
Λ
MAP
i,b,clipped
= max
{
−LEmax,min
{
LEmax, L
E
i,b
}}
xMAPi,b + λ
MAP
= max
{
−LEmax + λMAPxMAPi,b ,min
{
LEmax + λ
MAPxMAPi,b , L
E
i,b + λ
MAPxMAPi,b
}}
xMAPi,b
= max
{
−LEmax + λMAPxMAPi,b ,
min
{
LEmax + λ
MAPxMAPi,b ,
(
Λ
MAP
i,b − λMAP
)
xMAPi,b + λ
MAPxMAPi,b
}}
xMAPi,b
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= max
{
−LEmax + λMAPxMAPi,b ,min
{
LEmax + λ
MAPxMAPi,b ,Λ
MAP
i,b x
MAP
i,b
}}
xMAPi,b
=

max
{
−LEmax + λMAP,min
{
+LEmax + λ
MAP,ΛMAPi,b
}}
, xMAPi,b = +1
min
{
+LEmax + λ
MAP,max
{
−LEmax + λMAP,ΛMAPi,b
}}
, xMAPi,b = −1
These two min-max statements deliver identical results for LEmax ≥ 0. Therefore, the
generalized clipping of extrinsic counter-hypothesis metrics is given by
Λ
MAP
i,b,clipped = max
{
λMAP − LEmax,min
{
λMAP + LEmax,Λ
MAP
i,b
}}
(A.5)
Equation (A.5) is stricter than (A.4) used in [172] where the post-processing step is
used to guarantee |LEi,b,clipped| ≤ LEmax for proper channel decoding. In [172], this
saves 50% of the comparisons required for clipping. Experiments indicate that E[Ne]
differs only marginally between the two clipping methods.
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xMAP bit vector of the maximum a posteriori solution sMAP
xMAPi,b bit b on antenna i of the maximum a posteriori solution s
MAP
xMAPi,b inverse bit b on antenna i of the maximum a posteriori solution s
MAP
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posteriori solution sMAP
xMAP,oldi,b bit b on antenna i of the current, successively computed maximum a
posteriori solution sMAP before its update
y received symbol vector
y˜ received symbol vector after QR preprocessing y˜ = QHy
y˜j received symbol after QR preprocessing for receive antenna j
yj received symbol on receive antenna j
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